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Abstract 
 
The advanced fully-depleted silicon-on-insulator (FD-SOI) devices with an ultra-thin 
body and BOX (UTBB) structure have received a great attention as one of the most possible 
candidates for sub-20nm CMOS technology nodes since the ultra-thin channel layer causes en-
hancement of gate controllability which is of help to suppress short channel effects of bulk 
CMOS technologies. In addition, the FD-SOI devices have other benefits such as a significant 
improvement of variability and mobility and threshold voltage tenability by using back-gate 
biasing and so on. In this dissertation, the 14nm-node FD-SOI CMOS transistors were deeply 
investigated in terms of their electrical characterization depending on back-gate bias, tempera-
ture, magnetic field and germanium (Ge) concentration in the case of PMOS. For the capacitive 
analysis, a 1D-numerical simulation was carried out in order to strengthen the variability and, 
Cgb characterization of FD-SOI devices was introduced for improving the geometrical parame-
ter extraction methodologies. Various ways of transport characterization and the low-frequency 
noise measurement were conducted with varying channel materials and dimension of devices, 
experimentally. 
In introduction of the thesis, the context of CMOS technology is explained with short 
channel effects. In order to overcome them, alternative techniques such as strain engi-
neered−channel, SOI configurations, high−ț and metal gate, multiple gates structure and be-
yond CMOS technology have been studied. In addition, the devices under test in our experi-
ments are described which is 14nm-node FD-SOI CMOS transistors with high-ț and metal gate. 
Finally, the dissertation scope and outline are introduced.  
In the theoretical and experimental backgrounds the conventional device parameters 
which are generally used for evaluating the device performance and their extraction methodol-
ogies are being introduced such as Y−function method, effective mobility, split CV for mobility 
and series resistance extraction. In addition, the principle of magnetoresistance mobility extrac-
tion is explained in terms of geometrical magnetoresistance effects. At the end of this chapter, 
we deal with the definition of noise in device physics and introduce fundamental noise sources 
such as thermal random motion, trapping and de−trapping of charge carriers and lattice vibra-
tion. 
The feasibility of both gate−to−channel and gate−to−bulk modes in ultra−thin body 
and BOX (UTBB) FDSOI devices is demonstrated, emphasizing the usefulness of 
  
gate−to−bulk capacitance. In addition, the well calibrated TCAD simulation and the improved 
interface coupling model strengthened the validity of our analyses. These enabled us to propose 
an improved parameter extraction methodology for the whole vertical FDSOI stack from gate 
to substrate using back biasing effect. 
 Carrier transport properties in ultra-scaled (down to 14nm-node) FDSOI CMOS de-
vices are demonstrated for wide range temperature. From the NMOS long channel devices, sur-
face optical phonon (SOP) and remote Coulomb scattering (RCS) can be the dominant contri-
bution of additional mobility scatterings in different temperature regions. Then, electron mobili-
ty degradation in short channel devices was deeply investigated. It can be stemmed from addi-
tional scattering mechanisms, which were attributed to process-induced defects near source and 
drain. Finally, we found that mobility enhancement by replacing Si to SiGe channel in PMOS 
devices is validated and this feature is not effective anymore in sub-100nm devices. The critical 
lengths are around 50nm and 100nm for NMOS and PMOS devices, respectively. 
 In the cryogenic operation under interface coupling measurement condition, we 
demonstrate the powerful methodology of electronic transport characterization. Thanks to this 
approach, the underlying scattering mechanisms were revealed in terms of their origin and dif-
fusion center location. At first we study quantitatively transport behavior induced by the high-
k/metal gate stack in long channel case, and then we investigate the transport properties evolu-
tion in highly scaled devices. Mobility degradation in short devices is shown to stem from addi-
tional scattering mechanisms, unlike long channel devices, which are attributed to process-
induced defects near source and drain region. Especially in PMOS devices, channel-material 
related defects which could be denser close to front interface also induce mobility degradation. 
 We applied the magnetoresistance (MR) characterization technique on n-type FD-SOI 
devices of the 14nm-node technology. A notable advantage of MR is that it can probe the sub-
threshold region, where Coulomb scattering influence is unscreened, while classical methods 
are validated to the strong inversion regime. At first, we discuss the influence of series re-
sistance depending on gate bias, gate stack and temperature in this technology. Secondly, for 
long channel devices, we show that Coulomb scattering plays no significant role below thresh-
old voltage at room temperature, in spite of the presence of a high-k/metal gate stack. MR-
mobility (ȝMR) measurements were also performed in interface coupling conditions in order to 
further assess the role of the high-k/metal gate stack on transport properties and to analyze back 
bias induced mobility variations, depending on temperature range. Finally, the comparative 
study of low field effective mobility (µ0) and µMR shows that critical gate length of mobility 
degradation can be overestimated by using µ0 at low temperature due to a lack of ability of Y-
function method to capture unscreened Coulomb scatterings. The feasibility of geometric MR 
measurement from linear to saturation operation regime is also demonstrated. Besides, we pro-
pose a new physical compact model for MOSFET drain current under high field transport, 
which reproduces experimental MR mobility from linear to saturation operation region and 
serves as the basis for a new extraction method of carrier saturation velocity. A benchmarking 
with state-of-the-art saturation velocity extraction methodologies is also conducted. Our satura-
tion velocity results indicate that, for this technology, non-stationary transport prevails as mani-
fested by an overshoot velocity behavior, still far from the ballistic limit. 
 Finally, the low-frequency (LF) noise properties in highly scaled (down to 14nm-
node) FDSOI CMOS devices are presented. We analyzed LF noise behavior in the linear region 
for NMOS and PMOS with different channel lengths and Ge concentration. We found that the 
carrier number fluctuation with correlated mobility fluctuation model rather the Hooge mobility 
fluctuation model shows good agreement with the experimental results. In addition, we extract-
ed electrical parameters such as the trap density (Nt) at interfacial layer between channel and 
oxide layers and corrected Coulomb scattering coefficient (αsc’), which generally imply the 
quality of interfacial layer. Then, the LF noise characterization was also performed to NMOS 
and PMOS long channel devices from the linear to saturation region. In the whole operational 
regions, the CNF with CMF model can well describe the LF noise characteristics and these re-
sults are consistent with them of the linear region. 
Keywords: fully-depleted Silicon-on-insulator (FD-SOI), 14nm-node, Carrier transport, Low 
temperature, Full split CV, Low frequency noise, Coupling measurement, Magnetoresistance, 
mobility 
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Chapter 1 
 
 
 
Context of the work 
 
1.1 The context of CMOS technology 
 
 As the history of the transistors dates back, the “bipolar junction transistors” (BJT) 
with germanium and the “metal−oxide−semiconductor field−effect transistors” (ετSFET) on 
silicon substrates were firstly reported by W. Shockley, J. Bardeen and W. Brattain in 1947, and 
by D. Kahng and M.M. Atalla in 1960, respectively [1,2]. Furthermore, we cannot help men-
tioning that the integrated circuits(IC) by using germanium and silicon with grown SiO2 were 
demonstrated by J. Kilby in 1958 and R. Noyce in 1959, respectively [3,4]. After these remark-
(a) (b)
 
Figure 1.1 (a) Photograph of firstly demonstrated IC with germanium and (b) schematic diagram of 
IC by R. Noyce [4,5] 
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able and historical inventions, the semiconductor industry has been explosively developed and 
shrunk to a few tens of nanometer scale devices so far. Recently, the CMOS technology has 
kept downscale of the transistor dimension in the era of internet of things (IoT), which is the 
network of physical objects equipped with electronics, software, sensors and communication 
for exchanging data among operators and other objects [6]. Fig. 1.2(a) well explains the con-
cept of IoT. Consequently, it demands transistors with high performance at low power and a 
high degree of integration in the CMOS technology. 
 
 Gate length reduction in the devices brings many benefits such as high speed of elec-
tric devices, low power dissipation and high density. In terms of speed, we can a take the RC 
delay (Ĳ) of an inverter as one example: 
D.
DD G
sat
V C
I
   (1.1) 
where VDD and CG are supply voltage and gate capacitance (F). As considering the saturation 
condition [8], Ĳ can be proportional with δ2 /(ȝeff ∙VDD). In other words, the speed of circuits is 
proportional with L−2. Thus, the gate length of transistors has been continuously reduced as fol-
lowing the εoore’s law which predicted that the number of transistors in IC would approxi-
mately double every two years for economic (cost and performance) reasons. As shown in Fig. 
1.2(b), international technology roadmap of semiconductor (ITRS) in 2013 forecasted that the 
physical gate length will decrease until 5nm in 2028 [9]. 
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Figure 1.2 (a) Conceptive diagram for Internet of Things (IoT) and (b) the trend of physical gate 
length variation from International Technology Roadmap of Semiconductor (ITRS) in 2013 [7,9] 
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1.1.1 CMOS scaling down and Short channel effects 
 In order to achieve various benefits and proper function of electric circuits from scal-
ing the devices, the other structure parameters should be correctly scaled together with channel 
length reduction. These are summarized in Table 1.1 [8]. For an instance, if the channel length 
is reduced by a factor of k, other geometrical parameters such as thickness of gate−oxide, width 
and source/drain junction depth should be scaled with 1/k.  
 
Following these initial rules, doping concentration should increase with k due to the 
reduction of depletion width. In addition, the power supply voltages should be decreased with k 
for sustaining internal electric field to the next generation of CMOS technology, appropriately. 
Unfortunately, in the case of practical technology, these scaling rules could not be followed due 
to a combination of physical and system−related limitations. It is obvious when we consider the 
power supply voltages in the industry. For the 250nm, 180nm and 130nm transistors they were 
2.5V, 1.8V and 1.3V in the industry, respectively. This trend was good in term of the scaling 
rules. However, for the 90nm and 45nm transistors, the industry used 1.2V and 0.9V instead of 
0.9V and 0.45V. But at the same time, a diversity of problems arose, such as hot carrier effects, 
drain induced barrier lowering (DIBL), short channel effects and velocity saturation, which re-
sults in deviation of electric devices from their ideal operation [8,10,11]. 
 
1.2 Advanced CMOS technology 
 In order to suppress the short channel effects and hot carrier effects, and keep the de-
vices scale down, the device channel engineering was introduced such as lightly doped drain 
(LDD), pocket or halo implant. Furthermore, many kinds of technologies have been introduced 
MOSFET parameters Scaling factor
Surface dimensions (W, L) 1/k
Vertical dimensions (tox, xj) 1/k
Doping concentration k
Current, Voltage 1/k
Current density k
Capacitance per unit area k
Transconductance 1
Power dissipation 1/k2
Power density 1
 
Table 1.1 Initial scaling rules for MOSFETs according to a constant factor, k [8] 
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like multiple gate device, high−k and metal gate, SOI device, strain engineering and alternative 
channel engineering. Fig. 1.3 is the overview of advanced CMOS technology [10,12].  
High−k and Metal gate (HKMG) 
 As aforementioned, the physical thickness of gate oxide (tox) has been initially de-
creased for proper scaling down. However, while silicon dioxide was used as gate oxide, tox 
reached a limit, around 1.1nm in 2006. Indeed, gate current became unacceptably high as expo-
nentially increases with tox reduction. It was a serious problem in terms of device life, standby 
power consumption and reliability. Thus, the researchers sought other materials with a higher 
dielectric constant, high−k materials, for increasing tox and replacing SiO2. The equivalent ox-
ide thickness can be derived as 
2SiO
EOT high
high
t t 
   (1.2) 
 
As listed in Table 1.2 [13], various high−k materials have been studied for the future technology. 
Moreover, as compared to SiO2 and HfO2, there are intermediate solutions for compromising 
between defect density and high−k, such as oxynitrides (SiON) and hafniumsilicates (HfSiON). 
 
Figure 1.3 The overview of advanced CMOS technology [10,12] 
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 The metal gate was introduced for blocking of added capacitance from poly−Si since it 
can act as the additional capacitor which is connected with gate oxide in series. Furthermore, 
the use of metal gate can suppress dopant penetration through the gate oxide and Fermi level 
pinning [10]. For controlling threshold voltages, the metal gate electrode should be properly 
chosen in terms of work function. For the first time, these high−k and metal gate (HKMG) 
stack were introduced in 45nm−node. In short, Fig.1.4 summarizes why the HKMG technology 
was needed, and obstacles and solutions of adapting the HKMG to 45nm−node [14]. 
 
 
Figure 1.4 Schematic diagram of describing the necessity, problems and solutions related with high-
ț and metal gate processes [14] 
 
Table 1.2 Properties of the commonly researched high-k dielectric materials from Wilk et al. [13] 
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Strain engineering 
 The strain engineering in CMOS technology has been introduced to enhance mobility. 
The mismatch of lattice constants in heterostructures creates local deformations (i.e. compres-
sive or tensile strain) [8]. The strain engineering has been a striking method for enhancing the 
carrier mobility of the CMOS technology at 90nm−node in 2003 and beyond. One general 
method is to get a tensile strain in Si channel on the relaxed SiGe virtual substrate since SiGe 
has larger lattice constant than that of Si. As shown in Fig. 1.5, the tensile strain induces varia-
tions of the energy band spectrum, which results in reduction of effective electron mass and 
suppression of inter−band scattering since the curvature of energy band spectrum in k space 
presents effective mass and there are splits of energy bands. Thus, the tensile strained Si chan-
nel can have higher electron mobility than unstrained ones. In the SiGe channel in pMOSFET, 
the compressive strain has a positive effect on hole mobility [15]. It is worth noting that the 
strain engineering is the trade−off between mobility enhancement and dislocation formation. In 
other words, there is a certain limitation in terms of lattice mismatch. 
 
Multiple−gate and tridimensional gate devices 
 A variety of new gate structures have been introduced with the aim of better control-
ling the potential in the channel. They have been proposed in order to eliminate the short chan-
nel effects and punch through from source to drain in MOSFETs. Some of these architectures 
are using independent gates (e. g. double−gate structures). Others are using 3D gates with the 
aim of wrapping the channel as much as allowed by the fabrication technology such as FinFETs, 
gate−all−around FETs and Omega gate FETs. They are sometimes named under the general 
 
Figure 1.5 Schematic structure of a MOSFET with tensile strained Si on the relaxed SiGe virtual 
substrate and energy band diagram of strained Si in k space [10,26] 
Chapter 1 Context of the work 
7 
term of “multiple−gate” structures in order to bring attention on the fact that the channel is no 
longer a simple planar channel but can be viewed as the addition of several channels in parallel, 
some with different crystal orientations and different dielectric thicknesses for gate control. Re-
cently, these device architectures have also been studied with SOI and Silicon substrates as 
shown in Fig. 1.6 [17]. 
 
 The multiple gate transistors can bring high on−current, reduction of DIBL and supe-
rior properties of on−off operations since the increase of gate number can improve electrostatic 
control of devices. Quantitatively, it was reported that the planar FD−SOI devices require 1/3 of 
gate length as a channel thickness (L/3 > tsi) to control short channel effects while the double 
gate FinFETs need 2L/3 > tsi [10,16]. In the CMOS industry, the FinFET architecture was intro-
duced at 22nm−node in 2011 by Intel. Intel expected an outstanding combination of perfor-
mance and energy efficiency by 3D tri−gate transistors. In addition, these ultra−low power tran-
sistors could be widely used in portable electric devices like cell phones and tablets. There are 
some challenges in the viewpoint of economic and technological aspects like high process 
complexity and low yield as compared with FD−SOI and bulk CMOS technologies even 
though FinFETs have tremendous advantages such as enhancement of performance and varia-
bility due to reduction of channel doping concentration and vertical field [17,18].  
Silicon−on−insulator architecture 
 SOI devices were introduced to overcome short channel effects by physically decreas-
ing channel thickness since the short channel effects can be efficiently managed by thin Si body 
layer, roughly less than 1/3 of gate length [16]. Fig. 1.7 displays the difference between bulk 
transistors and fully−depleted SOI (FD−SOI) devices. One of the remarkable changes between 
 
Figure 1.6 Schematic structure of different type of gate transistors with 3D gates such as ‘fin’ gate, 
tri-gate, Π-gate and so on [17] 
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two structures is the thin Silicon layer (Channel) on a buried oxide layer. Depending on the 
channel layer thickness, we can classify with partial−depleted SOI (PD−SOI) and FD−SOI with 
thinner channel layers. In order to make a FD−SOI transistor, it should be ensured that the body 
thickness of is smaller than depletion width [8]: 
4 /si si B bodyt qN   (3) 
 
In SOI structure, to achieve thin layer of Si with the outstanding crystalline quality is the key 
point for optimizing FD−SτI transistors, which was solved by a “smart−cut” process of one 
French company, Soitec in Fig. 1.8.  
 
There are various benefits of FD−SOI structures; 1) excellent electrostatic control due to ul-
tra−thin channel layer, 2) no channel doping required (i.e. less variability and reduction random 
dopant fluctuation), 3) performance enhancement and VT tenability by back−gate biasing with 
 
Figure 1.8 Schematic illustration of the “smart-cut” process [19,20] 
 
Figure 1.7 Comparative schematic structures of bulk and FD-SOI transistors 
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ultra−thin BOX layer and 4) simple processes. However, the cost of SOI substrates is the draw-
back of FD−SOI transistors [21] although wafer cost tends to be an ever smaller fraction of the 
total cost of a technology and can even be partly counterbalanced by a simpler process flow. 
Alternative channel materials 
 III−V semiconducting materials, such as InP, InGaAs, GaAs and InAS, and Ge are 
excellent candidates for the channel materials in the next CMOS generation since they have 
better mobility and less effective mass as compared with Si and SiGe [22]. In addition, for cost 
reasons, the introduction of these materials should not be performed at the expense of huge 
changes of CMOS platform and fabrication processes. In order to use them, it is mandatory to 
obtain at the same time high crystalline III−V and Ge layers, outstanding interfacial quality be-
tween channel and oxide, low access resistance and CMOS integration methods. 
 
 As shown in Fig. 1.9, Carbon based materials (i.e. CNT and graphene), nanowires and 
2D transition metal di−chalcogenides (TMDs) such as MoS2 and WSe2 are another route which 
has recently started to be explored [22−25]. Even though these materials require a number of 
studies in term of reproducibility and optimization before they can be used in the industry, they 
have a potential for future technologies such as flexible and transparent devices. 
(a) (b)
(d)(c)
 
Figure 1.9 Various example of demonstrating future CMOS technologies: (a) stacking of Si and 
GaAs nanowire [22], ring oscillator based on (b) graphene [23] and (c) bilayer MoS2 [24], and (d) 
flexible integrated circuits with CNT [25]  
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1.3 Devices under study 
 In our study, the devices under test were fabricated by STMicroelectronics using their 
14nm−node technology [26−28]. UTBB FDSOI devices with high−k and metal gate were made 
on (100) SOI wafers with 25nm BOX. The body thickness was thinned down to 7nm for the 
undoped channel. The UTBB devices can provide outstanding electrostatic control as well as 
performance enhancement and a switching variability by back-biasing. For the PMOS devices, 
SiGe channel layers were fabricated by the condensation method (with 10%, 13%, 15% and 
20% of Ge) in order to achieve better hole transport properties [29,30]. In our devices, the 
gate−oxide stack consists of high−k gate dielectric (HfSiτσ) on top of SiON interfacial layer, 
with an equivalent oxide thickness (EOT) of 1.4nm for GO1 and 4.0nm for GO2 since there is 
intentional thicker interfacial layer (Iδ) between the high−k layer and channel in Gτ2 devices, 
while other characteristics of the gate stack remained unchanged as shown in Fig 1.10(a). 
τn−mask gate length (δM) ranged from 10ȝm to γ0nm for Gτ1 devices and from 10ȝm to 
100nm for GO2 devices. The information of GO1 and GO2 devices is summarized in Table 1.3. 
 
 
 
Figure 1.10 (a) comparative schematic structures of GO1 and GO2 devices (b) mobility properties of 
GO1 and GO2 devices as a function of channel length at 300K 
 GO1 GO2 
Body thickness ~7nm 
Body doping undoped channel 
BOX thickness ~25nm 
EOT ~1.4nm ~4.0nm 
Gate length (LM) 10ȝm ~ 30nm 10ȝm ~ 100nm 
Ge content in PMOS 10%, 13%, 15%, 20% 
Table 1.3 The specifications of device under study 
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 As shown in Fig. 1.10(b), the transport characteristics of GO2 devices displays better 
performance than them of GO1 devices with similar channel lengh (cf. the extraction method-
ology and process can be found in Chapter 2.1 and 4.3). It might be due to the distance between 
channel and high-k layers, which caused by different IL thickness. The various mobility anal-
yses were conducted in order to prove it, which are demonstrated in Chapter 4 to 6.  
 
1.4. Dissertation scope and outline 
 The work described in this dissertation has been mainly carried out at IMEP−LaHC 
laboratory, with the support of the REACHING 22 CATRENE and Places2Be ENIAC Europe-
an projects under Grant Agreement No. CT208 and JTI 325633. 
 The aim of this thesis is to investigate the electrical properties of 14nm−node FD−SOI 
CMOS transistors, which is the one of most promising candidates for adoption in sub−20nm 
CMOS technology nodes because of their interesting potentialities, such as superior electrostat-
ic integrity, low variability and so on.  
 Chapter 2 introduces the main parameters which are used to investigate final device 
characteristics as well as their extraction methodologies. These parameters can be utilized with 
the base of device evaluation and modeling. In addition, the principle of magnetoresistance 
(MR) effects and low frequency noise are described.  
 Chapter 3 describes the split CV method and how it recovers its full potential with 
UTBB FD−SOI transistors. We show how it enabled us to extract geometrical parameters relat-
ed with whole vertical FD−SOI stack as well as complementary information on back−plain 
doping concentration. 1D TCAD simulations were carried out for validation and a new correct-
ed coupling capacitance model was developed in support.  
 In Chapters 4 and 5, transport properties in ultra−scaled FD−SOI transistors were 
studied. The different scattering mechanisms were de−correlated by varying temperature from 
77K to 300K.  
 Chapter 4 compares transport in devices that defer by their gate stacks. The additional 
scattering times associated to the introduction of the high−k dielectric layer were identified. 
Temperature dependence of the additional mobility was clarified with in−depth study of the 
role of the different scattering mechanisms. Furthermore, carrier mobility reduction in short 
channel devices was intensely characterized. It can originate from additional scattering mecha-
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nisms induced by process−induced defects o near source and drain.  
 In Chapter 5, we added the interface coupling condition, which is a combination of 
front gate and back gate biasing, to cryogenic operation. It was possible to tune the vertical po-
sition of the channel depending on coupling conditions, and we analyzed the influence of this 
tuning on transport characteristics and mobility enhancement of mobility both quantitatively 
and qualitatively in long channel devices. The results obtained in short gate devices demon-
strated a weaker mobility improvement with back gate biasing. This was found consistent with 
the fact that transport properties would then be governed by process induced defects distributed 
around source and drain regions. As compared to NMOS, PMOS transistors with short channel 
show the surface−like behavior. 
 Chapter 6 analyzes geometrical magnetoresistance (MR) effects on ultra−scaled 
FD−SOI devices. The transport characteristics of transistors with an undoped channel was 
shown from weak inversion regime to strong inversion regime with the advantage that MR ef-
fect brings information about transport in the sub threshold regime, while this is out of the 
range of validity of other extraction methods. For the first time, we applied interface coupling 
conditions to MR mobility measurements in order to further assess the role of the high−k/metal 
gate stack on transport properties and to analyze back bias induced mobility variations, depend-
ing on temperature range. In addition, we revealed that the critical gate length which is used to 
characterize mobility degradation at short gate length can be overestimated by using low field 
mobility (µ0) at low temperature due to a lack of ability of the Y−function method to capture 
unscreened Coulomb scattering. 
 We also proved usability of MR mobility characterization from the linear regime of 
operation to saturation. Besides, a new physical compact model for MOSFET drain current un-
der high field transport was developed. The non−stationary and ballistic transport properties of 
this technology were investigated based on saturation velocity.  
 Chapter 7 analyzes low frequency (LF) noise behavior of the CMOS technology at 
14nm−node with FD−SOI. The 1/f noise behavior was well explained with the carrier number 
fluctuation (CNF) with correlated mobility fluctuation (CMF) model, which is grounded on the 
trapping and de−trapping of free carriers at interfacial layers (i.e. at the interfaces between 
channel and gate dielectric or BOX) and the correlated changes in Coulomb scattering induced 
by variations in trapped charges. In addition, we confirmed that CNF with CMF model can ful-
ly reproduce LF noise properties from linear to saturation regime.  
 Finally, Chapter 8 concludes all results and discussion in this work. 
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Chapter 2 
 
 
 
Theoretical and experimental back-
grounds 
 
2.1 Parameter extraction methods for MOSFETs 
2.1.1 Mobility 
 Free carriers mobility is the key parameter to determine electrical device performance. 
Without electric field, electron distribution follows a random distribution with no preferred 
moving direction and a mean energy equal to thermal energy. When an electric field E is ap-
plied, the distribution shows a mean group velocity which, in the case of electrons in an iso-
tropic material, is opposite to electric field. Under low field, linear assumptions can hold and 
this drift velocity is proportional to E. The coefficient µ, called the mobility, defines how fast 
the charge carriers can move with electrical field in a given material: 
E     (2.1). 
where v and E represent free carriers velocity and electric field, respectively. 
2.1.1.1 Matthiessen’s rule 
 As charge carriers flow through a material, they experience many kinds of scattering 
processes, for instance with phonons, fixed charges (Coulomb scattering) or surface roughness. 
It limits mobility as shown in Fig. 2.1(a) [1]. Thus, the mobility can be described the reciprocal 
of the sum of the reciprocals of the mobility terms related to each scattering mechanism: 
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1 1 1 1
ph C SR        (2.2) 
where ȝph, ȝC and ȝSR are the mobility terms related to phonon, Coulomb and surface roughness 
scattering, respectively. The εatthiessen’s rule assumes that the different scattering mecha-
nisms are independent from each other. In addition, the scattering with the lowest mobility is 
critical to decide the total mobility. 
 
2.1.1.2 Temperature dependence of mobility 
 Phonon scattering (also called lattice scattering) decreases as temperature decrease 
since lattice vibration becomes weak. In contrast, Coulomb scattering is strengthened at low 
temperature due to slower thermal motion which results in larger deflections by ionized impuri-
ties, stronger velocity randomization and thus smaller equivalent scattering time. Finally, sur-
face roughness scattering, which is enhanced in the strong inversion regime of MOSFET opera-
tion, as well as scattering by neutral defect have no temperature dependence. Fig. 2.1(b) dis-
plays the typical temperature dependence of mobility resulting from Coulomb and phonon scat-
tering mechanisms [2]. Low field mobility is ruled by phonon−like behavior around room tem-
perature as mobility is inversely proportional with temperature while it shows Coulomb−like 
behavior at low temperature, where this mobility term is proportional to temperature. Since low 
field mobility does not concern strong inversion regimes, ȝSR can be neglected. In addition, for 
some short channel devices, it can be necessary to account for neutral defect scattering. As a 
result, the empirical model of low field mobility with temperature dependence can be modelled 
by 
 
Figure 2.1 (a) The effective mobility as a function of the effective electrical field [1] (b) Electron 
Hall mobility versus temperature for Ga0.47In0.53As [2] 
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1 1 1 1
300( ) ( )
300
neu
ph C
T
T
        (2.3) 
where ȝph, ȝC and ȝneu are the phonon, Coulomb and neutral defect scattering mobility terms at 
room temperature [3]. 
 
2.1.1.3 Mobility extraction methods for MOSFETs 
(1) Field−effect mobility (μFE) 
 In linear operational regime of MOSFET, the drain current is typically expressed by 
( )ds ox eff gs T ds
WI C V V V
L
    (2.4) 
where Cox is the gate capacitance per unit area (F/cm2) and VT is the threshold voltage. The 
field−effect mobility is derived from transconductance (gm), derivative of Eq. 2.4:  
m ox eff ds
Wg C V
L
  (2.5). 
So, the field−effect mobility can be defined by  
m
FE
ds ox
g L
V C W
    (2.6). 
The field−effect mobility can be calculated easily and simply. As compared to low−field mobil-
ity (ȝ0), the maximum value of field−effect mobility usually is lower due to the effect of series 
resistance.  
(2) Effective mobility (μeff) 
 In the MOSFETs, the effective mobility can be defined as 
2
ds
eff
ds n
L I
V Q   (2.7) 
where Qn is the mobile carrier charge. In strong inversion, Qn can be approximated by 
~WL×Cox (Vgs−VT). This approximate expression for Qn is only valid above threshold voltage. 
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However, the split CV measurement is essential for the precise calculation of Qn since a small 
amount of mobile charge is already present before the gate voltage reaches threshold voltage. 
The split CV method is also used for analyzing the trapped interface states in weak inversion 
and the bulk doping concentration. It consists in measuring the capacitance−voltage characteris-
tics of the transistors in two different measurement configurations as shown in Fig. 2.2 so as to 
extract (a) gate−to−bulk capacitance (Cgb) and (b) gate−to−channel capacitance (Cgc) [4]. Fig. 
2.2(a) shows that the Cgc measurement is closely related with inversion carriers. On the other 
hand the Cgb measurement represents the accumulation carriers (Fig. 2.2(b)) [5]. By using Cgc 
measurement, we can accurately estimate Qn: 
gs gs( ) (V )dV
Vgs
n gs gcQ V C   (2.8) 
The degradation of effective mobility at larger transverse effective field or gate voltage is nor-
mally observed in mobility characterization of conventional MOSFETs. Fig. 2.3(b) well 
demonstrates this mobility degradation. It can be explained by enhanced surface roughness 
scattering in strong inversion and this tendency is usually modelled by the following empirical 
model [6, 7]: 
0
1 ( / )eff eff cE E 
    (2.9) 
 
(a)
(b)
 
Figure 2.2. Schematic figures for (a) gate-to-channel capacitance measurement configuration and (b) 
gate-to-bulk capacitance measurement configuration [4] 
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where Eeff, Ec and α indicate the transverse effective electric field, critical electric field and ex-
ponent of mobility reduction, respectively. The typical values used for α are ~1.5 and ~1 for 
electrons and holes, respectively. [5]  
 
 
(3) Low field mobility (μ0) with Y−function method  
 The Y−function method was introduced by [8]. As considering gate dependence of 
effective mobility, Eq. 2.4 can be developed to  
0 ( )
1 ( )ds ox gs T dsgs T
WI C V V V
L V V
     (2.10) 
where θ and ȝ0 are the mobility attenuation factor and low field mobility. After differentiating 
Eq. 2.10, the transconductance can be solved to  
0
2[1 ( )]
ds
m ox ds
gs gs T
I Wg C V
V L V V
      (2.11) 
The low field mobility and threshold voltage can be found out of the linear fit of the Y−function, 
which has been defined as the ratio between drain current and square root of transconductance: 
0.5
0( ) ( )ds ox ds gs T
m
I W C V V V
Lg
 
  (2.12) 
In this step, θ is eliminated and the only unknown parameters are ȝ0 and VT if we assume that 
(a) (b)
 
Figure 2.3 Typical example of (a) capacitance variation as a function of gate voltage in the split CV 
configurations and (b) low field mobility and effective mobility degradation with overdrive gate 
voltage [5] 
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targeted gate dimensions can be safely used for L (channel length) and W (channel width). One 
can notice that Ids/gm0.5 shows a linear dependence on gate voltage. Therefore, we can easily 
extract ȝ0 and VT from the slope and intercept point as shown in Fig. 2.4. Another benefit of 
this method is immunity to series resistance. So we can evaluate intrinsic transport properties. 
The Y−function method has been further developed to account for surface roughness scattering 
for MOSFET with very thin gate oxide layer [4]: 
0
2
1 2
( )
1 ( ) ( )ds ox gs T dsgs T gs T
WI C V V V
L V V V V
        (2.13) 
where θ1 and θ2 are the first and second order mobility attenuation factor. In this case, the sim-
ple extraction method is insufficient. Thus, other method such as iterative method [9], Mac 
Larthy method [10] and polynomial regression method [11] were suggested in order to extract 
low field mobility.  
 
2.1.2 Series Resistance from the Y−function method 
 As shown in Fig. 2.5(a), the drain current in the linear operational regime can be de-
rived with account to series resistance (Rsd): 
0
0
( )( )
1 ( )ds ox gs T ds ds sdgs T
WI C V V V I R
L V V
      (2.14) 
where θ0 is the intrinsic mobility attenuation factor without influence of series resistance. We 
reorganize Eq. 2.14 in terms of Ids:  
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Figure 2.4 Typical Y(Vg) curves for various temperatures used for mobility extraction for n and p 
MOS devices (Vd=β0mV, δ=10ȝm, W=1ȝm). 
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0
( )
1 ( )( )
gs T ds
ds
sd gs T
V V V
I
R V V
        (2.15) 
0ox
W C
L
    (2.16) 
By using Eqs. (2.10) and (2.15), the relationship between the series resistance and extrinsic 
mobility attenuation factor can be obtained: 
0
1ds
sd
ds gs T
V R
I V V
        (2.17) 
So, we can draw θ as a function of ȕ after extracting ȝ0 and VT. Then, series resistance can be 
extracted from the slop of θ vs. ȕ as shown in Fig. 2.5(b). 
 
2.1.3 Threshold voltage (VT) 
 The threshold voltage is the important parameter to characterize the MOSFETs opera-
tion and is the requirement for generating the conduction path in semiconductor materials, qual-
itatively. The VT should be included in other characterization processes such as extracting mo-
bility and contact resistance. So, we need to carefully estimate VT. In the literature [13], there 
are many different extraction methods like linear extrapolation, second derivative, Y−function 
and constant current methods as shown in Fig. 2.6. In this section, we will briefly deal with 
these methods for the proper VT extraction, beyond the Y−function method which has already 
been presented in 2.1.1.3.  
Vds
Vds-Rsd
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Figure 2.5 (a) A schematic circuit of a transistor and Rsd and (b) θ0 and Rsd extraction for NMOS 
transistors by using Y-function method from θ as a function of ȕ. (W=1ȝm and L=10ȝm to 30nm) 
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2.1.3.1 Linear extrapolation method 
 This method is often used for VT extraction. At first, find the maximum point of trans-
conductance (gm) and then, make a linear regression with the transfer curve. From the 
x−intercept point of the linear extrapolation, we can get VT. 
 
2.1.3.2 Second derivative method 
 In the second derivative method, VT is determined by the maximum point of derivative 
gm−Vgs curve. The benefit of this method is to exclude contact resistance impact on VT. In ideal 
case of MOSFET, drain current is almost zero below VT, and increases proportionally with gate 
bias above VT. So, the first and second derivative of drain current show step function and delta 
function, respectively. Even though we cannot find infinite delta function in the practical case, 
it is enough to find the VT with the maximum point of the second derivative. 
 
2.1.3.3 Constant current method 
 This method is well known and is widely used in the industry because it is simple and 
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Figure 2.6 Various mobility extraction 
methods: (a) linear extrapolation (b) 
constant current methods and (c) sec-
ond derivative methods for NMOS 
transistors (W=1ȝm and L=10ȝm) 
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fast. It consists in extracting the gate voltage that gives a given current density with a proper 
normalization which accounts for drain current variation with L and W. The value of drain cur-
rent which is typically used is W/L×10−7A [14]. In order to increase the reliability of this meth-
od, one can use a combination of the constant current method and second derivative method. 
 
2.1.4 Subthreshold swing (SS) 
 When gate voltage is smaller than the threshold voltage, it is known as the subthresh-
old conduction. In this regime, it is important that drain current decreases as sharply as possible 
when gate voltage decreases, which is significant for low power applications, such as switch in 
digital circuits, and memory applications. The current in subthreshold regimes is a diffusion 
current from source to drain, and can be modelled as [12];  
( )
2( ) ( ) (1 )( )
gs Tds
r
q V VqV
C kTkT
ds d it
W kTI C C e e
L q
   
  (2.18) 
where 
[1 ]d itr
i
C CC
C
 
 
and Cd, Cit and Ci are depletion, interface state and gate insulator capacitance per unit area. The 
subthreshold slope (SS) quantifies drain current variation with gate voltage below threshold. 
Due to the exponential dependence of Eq. 2.18, it is defined as 
ln10 2.3 [1 ](log ) (ln )
gs gs it d
ds ds i
dV dV C CkTSS
d I d I q C
   
  (2.19) 
In MOSFET operation, SS is physically limited by the tail of the Fermi distribution. The small-
est achievable value (ideal value) at room temperature is ~ 60mV/decade.  
 
2.2 Magnetoresistance 
 Magnetoresistance is the variation of material resistance with transverse magnetic 
field (normal to the conduction plane). For direct mobility extraction from the magnetore-
sistance, wide channel devices (W>>L) or Corbino disk in Fig. 2.7(a) are necessary unlike Hall 
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measurement which geometrically require rather long channel device (L>>W) with four or 
more contact [5]. For other geometries, correction factors must be introduced (Fig. 2.7(b)). In 
practice, conventional FETs are usually fabricated with wide and short channels, so that one can 
measure the magnetoresistance of wide FETs without additional fabrication processes. 
 
 The increase of resistivity for semiconducting materials is the general phenomenon 
with the magnetic field, which is the physical magnetoresistance (PMR) effect. It can be ob-
served with anisotropic conduction and conduction with more than one type of carrier [5]. On 
the other hand, the magnetic field can create an increase of resistance which is originated from 
the deviation of carrier moving path. It results in an increase of semiconducting materials re-
sistance which is called the geometrical magnetoresistance (GMR) effect. The intensity of the 
GMR effect depends strongly on sample geometry. As compared to PMR effect, the GMR ef-
fect is usually larger. As mentioned above, the amount of resistance variation with the magnetic 
field can vary with the channel length over width ratio. Fig. 2.7(b) displays that the GMR effect, 
RB/R0 is negligible for the long channel devices (W<<L), while the resistance of wide and short 
channel devices and Corbino disk (W>>L) pointedly increase by the GMR effect [5, 15].  
 
2.2.1 Principle of magnetoresistance mobility extraction 
The velocity of two−dimensional electron gas under magnetic field, which is perpendicu-
lar with the current flowing plane, can be derived in semi−classical approach from the Lorentz 
force, ( )F q E v B    , as: 
( )x x y zv E v B    (2.20) 
(a) (b)
 
Figure 2.7 (a) Long, wide and Corbino disk samples and (b) RB/R0 vs. ȝGMRB as a function of 
length/width ratio [5,15] 
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( )y y x zv E v B    (2.21) 
where q, v, E and B are the elementary charge, velocity, electric and magnetic field, respectively. 
The z direction is normal to the gate to channel interface, while vx and vy are the components of 
in−plane electron velocity along channel direction and normal to it, respectively. In the case of 
devices with W>>L, the Hall voltage generated by the applied magnetic field is short−circuited 
by source and drain equipotential lines [16], so that, Ey is nearly zero, and, in turn, Eqs. 2.20 
and 2.21 simplify as:  
2 2/ (1 )x x zv E B   . (2.22) 
Current density along the channel direction using Eq. 2.22 follows as [12]:  
2 2 2 2
0/ (1 ) / (1 )x x x z x zJ qnv qn E B E B        . (2.23) 
where ı0 refers to channel conductivity with zero magnetic field. Thus, the current density is 
proportional to (1+ȝ2B2)−1 where ȝ is the magnetoresistance mobility, ȝMR. Therefore, provided 
the device under study is wide and short, the magnetoresistance mobility can be extracted di-
rectly, without any coefficient of any kind, from the relative change of current or resistance 
with transverse magnetic field, using: 
2 2
0
z
B
I R B
I R
     (2.24) 
where ΔI (ΔR) is the difference between drain current (resistance) at field B and at zero mag-
netic field 
2.2.2 Comparison between μeff, μH and μMR  
 In the case of small magnetic field, the effective, Hall and magnetoresistance mobility 
can be derived by the Kubo−Greenwood formalism [4, 16]: 
*eff
q
m
    (2.24) 
2
*H
q
m
      (2.25) 
3
*MR
q
m
      (2.26) 
Chapter 2 Theoretical and experimental backgrounds 
28 
where m* is the electron effective mass and <Ĳ> is the εaxwellian average value of scattering 
relaxation time;  
0
0
( ) ( )( )
( ) ( )
fN d
fN d
       


       
   (2.27) 
In Eq. 2.27, İ, σ(İ) and f(İ) stand for kinetic energy, total density of state and Fermi−Dirac dis-
tribution function. Thus, the ȝeff is equivalent with ȝMR when Ĳ(İ) is independent with İ, which 
can be satisfied with a degenerate electron gas or scattering mechanisms with no kinetic energy 
dispersion such as the neutral defect scattering [16]. Fig. 2.8 displays the relative difference 
between ȝMR (or ȝH) and ȝeff assuming that a scattering relaxation time features a power law 
dependence of exponent n with energy (i.e. Ĳ(İ)~İn) [16, 17]. The deviation between ȝMR (or ȝH) 
and ȝeff is enhanced in the presence of acoustic phonon scattering (n=−0.5) or Coulomb scatter-
ing [4, 16]. However, the difference is negligible in the case of strong inversion (n=0) [17].  
 
2.3 Low frequency noise  
 Noise is the unwanted signal in the measured or detected signal, which can be origi-
nated from external sources (i.e. adjacent circuit, AC power lines and disturbances from elec-
trostatic and electromagnetic couplings) and internal sources (i.e. random fluctuations affecting 
carrier transport and carrier concentration in electric devices). The former can be removed by 
proper shielding, filtering and circuit design. However, the latter combines intrinsic and pro-
cess−induced effects, and cannot be fully eliminated. It must be minimized for enhancing the 
 
Figure 2.8 Relative differences between ȝH or ȝMR and µ0 depending on the scattering mechanism 
power law exponent n [16] 
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accuracy of measured signals. In addition, the internal low frequency noise is considered as an 
important concern in analog circuits and systems since small signal for operating circuits and 
systems should be larger than internal low frequency noise. Thus, the importance of low fre-
quency noise analysis increases with shrinking devices. It becomes an increasingly important 
concern and source of dynamic variability for coming technology nodes. Conversely, low fre-
quency noise characterization can be used as a diagnostic tool for the quality of interface layer 
in MOSFET configurations. It is therefore an important effect to characterize. 
 Fig. 2.9(a) illustrates the concept of current noise in electronic systems. When we 
measure current during certain time (i.e. I(t)), there is a random fluctuation of current around 
the average value. It can be derived as 
( ) ( )avg fluI t I I t   (2.28) 
where Iave and Iflu (t) stand for the average bias current and current fluctuation. The fast Fourier 
transform (FFT) is usually applied to convert noise signal from time domain to frequency do-
main for clearer and better noise characterization. After Fourier transform, the noise can be rep-
resented by the variation of its Power Spectral Density (PSD) with frequency as shown in Fig. 
2.9(b). In addition, Fig. 2.9(b) displays the power spectral densities (PSDs) of various funda-
mental noise sources (i.e. low frequency noise and white noise) [18]. The low frequency noise 
can be understood as the superposition of 1/f noise (of flicker noise) with genera-
tion−recombination (g−r) noise. These will be dealt with in following section. For the accurate 
noise measurement, proper shielding is needed and a battery is typically used for avoiding 
60Hz or 50Hz interferences from an AC power supply.  
 
 
Figure 2.9 (a) A measured current with fluctuation and (b) various power spectral densities with dif-
ferent noise sources 
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2.3.1 Fundamental noise sources  
2.3.1.1 Thermal noise  
 The thermal noise (i.e. Johnson or Nyquist noise) is generated by the random thermal 
motion of electrons in materials. As predicted, it is closely related to temperature. The thermal 
noise always exists as the back−ground noise except at T=0K. In addition, it does not have fre-
quency dependence in the range of low−frequency, so we call it as the white noise. The current 
(voltage) power spectral density (PSD) of thermal noise is defined as; 
4 ( 4 )I V
kTS or S kTR
R
   (2.29) 
where R and kT are resistance of device under test and thermal energy. The thermal noise de-
fines the minimum level of measurement for an electronic circuit.  
 
2.3.1.2 Random−Telegraph−Signal (RTS) noise 
 The RTS noise originates from carrier trapping and de−trapping of free carriers by a 
small number of traps. Thus, it is typically observed in devices with very small area (~less than 
1ȝm2). Because the RTS noise behavior in the time domain has discrete properties, it is also 
called as burst or popcorn noise. Fig. 2.10 shows how current varies with time in the presence 
of strong RTS noise [18]. For two−level RTS noise [19], the PSD can be derived as 
2
2 2
4( )
( )[(1/ 1/ ) (2 ) ]I l h l h
IS
f         (2.30) 
where ΔI, Ĳl and Ĳh are amplitude of current variation, Poisson distributed time duration in the 
 
Figure 2.10 A schematic illustration of the two-level RTS noise mechanism and drain current 
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lower state and in high state, respectively. The PSDs of g−r noise and RTS noise exhibit a Lo-
rentzian behavior as shown in Fig. 2.11(a). The g−r noise can be thought as a sum of RTS noise 
sources with identical time constants. From the RTS noise characterization, we can study the 
trap energy level, capture and emission kinetics and spatial location of the traps. 
 
2.3.1.3 1/f noise (flicker noise) 
 The noise which has 1/fȖ frequency dependence (Ȗ being usually in the range of 0.7 to 
1.3) is called 1/f noise or flicker noise. The PSD of 1/f noise can be expressed as 
I
K IS
f

  (2.31) 
where K is a constant and ȕ is an exponent of current. The 1/f noise has been detected in metals 
and conventional MOSFETs in the range of low frequency from 10−5Hz to 107Hz [18]. Two 
main models have been proposed to explain 1/f noise behavior: Hooge mobility fluctuation (or 
carrier mobility fluctuation) and carrier number fluctuation. In addition, the latter model has 
been further developed by Gerard Ghibaudo [20] to include mobility fluctuations correlated to 
carrier number fluctuations.  
Hooge mobility fluctuation model 
 The Hooge mobility fluctuation (HMF) is originated from phonon scattering or lattice 
vibration [21]. Following Hooge’s empirical modelμ 
 2
I H
d i
S q
I fWLQ
  (2.32) 
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Figure 2.11 (a) A conventional PSD of RTS noise and (b) superposition of 1/f2, Lorentzian curves 
with different time constants, Ĳ [18] 
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where Qi is the inversion or mobile charge carrier density and αH is the Hooge parameter, which 
was firstly considered as constant. But it was revealed that αH was dependent with modifica-
tions of channel position under the gate oxide with bias, due to changes in the probability of the 
different scattering mechanisms. In the linear regime of MOSFET operation, Eq. 2.32 can be 
developed as 
2 2( )
H eff dsI H
d ox gs T ds
q VS q
I fWLC V V fL I
    (2.33) 
The normalized current PSD of HMF model is proportional with drain current and voltage. This 
remarkable property makes it easy to distinguish Hooge’s mobility fluctuation model from the 
carrier number fluctuation model presented below. Even though the HMF model is not strongly 
supported theoretically with physical principles, it has pretty well described the low frequency 
noise behavior of pMOSFETs [22] and of some nanomaterials such as CNTs and graphene 
[23,24]. 
Carrier number fluctuation with correlated mobility fluctuation model 
 Another model for giving an account of a 1/f noise behavior is the carrier number fluc-
tuation which is based on the trapping and de−trapping of charge carriers at the interface be-
tween the channel and neighboring SiO2 layers. It is worth noting that the PSD of 1/f noise can 
be generated mathematically by the superposition of 1/f2, Lorentzian curves with different time 
constants, Ĳ. The physical principles of CNF model were suggested by McWorther in 1957 [25]. 
He inferred that the 1/f noise behavior was the result of the fluctuation of carrier number asso-
ciated with quantum mechanical tunneling transitions of the electrons between the channel and 
uniformly distributed traps in the gate dielectrics [18, 25]. To account for mobility fluctuation 
caused by trapped charges, the carrier number fluctuation with correlated mobility fluctuation 
model was introduced in 1991 [20].  
 The carrier number fluctuation by oxide charge fluctuation can be regarded as the flat 
band voltage fluctuation in the MOSFET configuration: 
/fb ox oxV Q C     (2.34) 
By adding mobility fluctuation įȝeff, the current fluctuation can be derived as 
d d
d fb eff
fb eff
I II V
V
        (2.35) 
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Since gm=∂Id/∂Vgs=−∂Id/∂Vfb and 1/ȝeff=1/ȝeff0+αQtot where α is the Coulomb scattering coeffi-
cient (~104 C/Vs for electrons) [26], Eq. 2.35 can be developed as 
[1 ]dd eff ox m fb
m
II C g V
g
      (2.36) 
Finally, the normalized current PSD of carrier number fluctuation with correlated mobility fluc-
tuation model can be defined as  
2
2 2[1 ]d fb
I d m
V eff ox
d m d
S I gS C
I g I
   (2.37) 
Where Svfb is the flat band voltage spectral density: 
2
2fb
t
V
ox
q kT NS
WLC f
   (2.38) 
 
In Eq. 2.38, Nt and Ȝ stand for the surface trap density and the tunneling attenuation distance 
(~0.1nm for SiO2). Fig. 2.12(a) shows the PSD of carrier number fluctuation with correlated 
mobility fluctuation model [20]. Unlike Hooge mobility fluctuation in Fig. 2.12(b), the satura-
tion in weak inversion regime is found.  
 
 
 
 
(a) (b)
 
Figure 2.12 Theoretical calculations of PSD curves with (a) the carrier number fluctuation with cor-
related mobility fluctuation model and (b) the Hooge mobility fluctuation model [20] 
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Chapter 3 
 
 
 
Full split C−V method for parameter 
extractions 
 
3.1 Introduction 
 Advanced FDSOI CMOS technology is on the way to intercept the 22/20nm node and 
below, which can be one of the alternative ways to the low power / high speed design within the 
timescales required by the semiconductor industry [1]. In addition, ultra−thin body and BOX 
(UTBB) architecture allows full use of static and dynamic back plane (BP) biasing opportuni-
ties, such as bias−engineered multi−Vth strategy [2,3]. However, with strong scaling, methodol-
ogies of parameter extraction from electrical characterization need to be adapted. The split C−V 
technique has been one of the reliable conventional methods for electrical characterization, ini-
tially developed for bulk CMOS [4,5]. The gate−to−channel capacitance (Cgc) and 
gate−to−bulk capacitance (Cgb) were then used together to extract electrical parameters such as 
substrate doping level, threshold voltage (Vth) and flat−band voltage (Vfb) [5,6]. However, in 
thick BOX SOI technology, Cgb could not be exploited any more as it had become too small 
(Fig. 3.1).The parameter extraction in FDSOI has thus been relying only on Cgc [7], with recent 
improvement allowing Vth, Vfb, equivalent oxide thickness (EOT, Tox) and body thickness (Tsi) 
to be extracted [8,9]. 
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3.2 Experiment details  
 
The devices under study were UTBB FD−SOI MOSFETs provided by ST Microelec-
tronics (14nm−node technology). The description of DUT was explained in Chapter 1.4 and the 
detail information can be found elsewhere [3]. For capacitance measurements, we considered 
large devices with 10µm gate mask length and 1µm channel width. The C−V measurements 
were carried out using HP4294A impedance−meter with a 40mV small signal at 1MHz The Cgc 
was measured with standard procedure with additional back−biasing on BP (Vb) [4,5]. For the 
Cgb measurement, the “high” and “low” terminals were connected to gate and BP electrodes, 
respectively, whereas source and drain electrodes were grounded. In order to study back biasing 
effect on Cgb(Vg), common bulk configuration was used, unlike in Cgc mode. So, instead of ap-
plying DC bias to back side, the BP was set to zero and we changed source/drain (Vs) and gate 
(Vg) bias, keeping Vbs=Vb−Vs constant. The threshold voltage Vth was extracted from the loca-
tion of the maximum derivative of Cgc(Vgs) curves. In addition, the FDSOI stack was simulated 
in 1D (like in Fig. 3.1) using the finite element method with FlexPDE 5.0 software in order to 
validate our extraction procedure. 
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Figure 3.1 TCAD simulated Cgc(Vgs) and Cgb(Vgs) characteristics of Bulk and FDSOI nMOS devices 
with various BOX thicknesses. Other parameters: Tox=1.4nm, Tsi=7nm (FDSOI), Tsub=100nm 
(BULK) and Na = 1017cm-3 (BULK). 
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3.3 Results and Discussions 
3.3.1 Refinement of gate−to−channel capacitance analysis 
 Fig. 3.2 shows typical experimental Cgc(Vgs) curves with back bias as a parameter. The 
capacitive coupling between front and back interfaces is clearly observed by plotting Vth(Vbs) 
curve (insert of Fig. 3.2). Tox can directly be extracted from the maximum of Cgc and Tsi esti-
mated from the shoulder which is clearly visible for Vb=8V. In order to analyze this behavior, 
TCAD simulations were performed to solve Poisson equation. In the simulations, Hanch’s cor-
rection was introduced to account for quantum confinement effects [10]. Simulation results 
(lines in Fig. 3.2) reproduced Cgc(Vgs) experimental data very well (symbols in Fig. 3.2). Start-
ing from previously extracted values, a slight adjustment of geometrical parameters such as Tox 
and Tsi was sufficient to obtain best fit (results on Table 3.1). 
 Beyond that, we developed a compact model to describe capacitive coupling effects in 
such UTBB stacks. The front−to−back threshold voltage coupling model developed by Lim and 
Fossum for FDSOI [7] is the basis of the most widely used methods to extract body and BOX 
thicknesses [9]. However, in UTBB SOI devices, the dark−space at front interface is no longer 
negligible compared to Tsi. With an UTBOX, this correction becomes mandatory as well at the 
back interface. Accordingly, we propose an improved interface coupling model, described in 
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Figure 3.2 Experimental and simulated values of Cgc (symbols and lines, respectively) as a function 
of front gate voltage, with back bias Vbs as a parameter. Inset: Vth_front (Vbs) and front to back cou-
pling factors (α and ȕ). 
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Fig. 3.3(a−c), which accounts for dark−space thickness (ZDS) at both interfaces. We used the 
standard value for dark−space thickness in Silicon (i.e. ZDS≈1.βnm) [10] 
 
 
 
 Simulation inputs 
Extracted values from experimental curves 
with improved coupling model 
Parameter 
Fit of Cgc(Vgs) 
curves 
Fit of Cgb(Vgs) 
curves 
From Cgc curves From Cgb curves 
Tox (nm) 1.43 1.43 - 
Tsi (nm) 6.8 6.5 - 
TBOX (nm) 30 32 31.5 - 
TBP (nm) 100 - - 
ZDS (nm) 1.2 - - 
NBP (cm-3) 1.1×1018 - 1.0×1018 
Vfb,b - - −0.47 
Vfb −0.27 - - 
Table 3.1 Optimized parameters used in TCAD simulations with N type BP and Extracted results 
from Cgc and Cgb measurement. 
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Figure 3.3 a) Improved and b) conventional capacitance model for interface coupling effect. For 
σετS, α regimeμ reverse bias on back gate, back interface is depleted; ȕ regime: forward bias on 
back gate, back interface is inverted. These regimes are shown in the insert of Figure 3.2. In the con-
ventional model, ZDS=0. c) Equations for improved model. 
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 The front−to−back coupling factors are obtained from the slopes of Vth(Vbs) character-
istic (insert of Fig. 3.2). They are equal to α=−Ceq2/Ceq1 and ȕ=−Ceq4/Ceq3, where the capacitanc-
es are defined in Fig. 3.3(a−c). By solving these 2 equations, Tsi and TBOX were expressed as a 
function of Tox as: 
1 1 12 1 1 1
1 1
                   DS ox ox Si DS ox ox SiSi BOXox ox
( )Z ( )T ( )Z ( )T
T ,T( ) ( )
  
(3.1)
 
The α and ȕ values were extracted both from characterization results and from TCAD simula-
tion data. Tox was obtained from the maximum capacitance in inversion, corrected from quan-
tum dark space. Then, Tsi and TBOX were computed from coupling factors, using either Eq. 3.1 
or the conventional method [7,9]. We applied our model both to simulated and experimental CV 
characteristics. As it is clear from Fig. 3.4, the values extracted with our new capacitance model 
are much closer to the physical parameters (equivalent thickness) used in TCAD simulation, 
demonstrating its superiority over conventional methods for UTBB FDSOI. 
 
3.3.2 Gate−to−bulk capacitance exploitation in UTBB FDSOI 
Hereafter, we report, for the first time, Cgb (Vgs) measurement consistently performed on 
advanced FDSOI devices (Fig. 3.5). As in bulk devices (Fig. 3.1), the Cgb cancels out when Cgc 
increases, due to screening by the growing inversion layer [4,5]. However, contrary to bulk, Cgb 
remains constant in depletion and does not reach its accumulation value. This is due to the ab-
sence of AC response of holes in such FDSOI n−type devices. Therefore, if substrate or BP 
 
Figure 3.4Tsi and TBOX values extracted from experiment and from simulation. "4 capa": improved 
model, "3 capa": conventional model of [7,9]. 
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doping concentration is sufficiently high (>1018cm−3), the maximum value of Cgb for zero back 
bias (Cb) corresponds to the series capacitances between gate and substrate so that 
Cb=(1/Cox+1/Csi+1/CBOX)−1. From the Cb value, one can roughly estimate equivalent BOX 
thickness since CBOX is much smaller than Csi and Cox. The plateau value variation with Vbs al-
lowed doping type and concentration to be extracted (Fig. 3.5). This had never been tried until 
now. 
 
 As shown in Fig. 3.5, the simulation of Cgb was also well calibrated with experimental 
results. Here, we supposed that the thickness of the doped back plane region, TBP, was thick 
enough to allow a neutral zone to remain when back gate boundary bias condition was applied. 
The parameters used in Cgb simulation (see Table 3.1) were the same as for Cgc, except for TBOX 
(2 nm difference). This TBOX value is now closer to the value extracted from the capacitance 
model of Eq. 3.1. This indicates that Cgb analysis is well suited for TBOX extraction. Note that 
the back biasing effect was also very well reproduced. 
 Moreover, since forward back biasing modulates the space charge in the BP, as in bulk 
structures, it can be used to probe the silicon substrate. Therefore, like in bulk devices, the 
standard C−V technique can be applied for BP flat−band voltage (Vfb,b) and doping concentra-
tion(Nd) extraction [6]. Fig. 3.6 plots 1/Cgb2 at plateau versus Vbs, from BP accumulation to de-
pletion regime. In depletion, the slope of 1/Cgb2 and intercept with x−axis can give direct infor-
mation about BP doping Nd and about Vfb,b, in agreement with Eq. 3.2 [6]:  bfbbs
sidbgb
VV
qNCC ,22
211    (3.2) 
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Figure 3.5 Cgb as a function 
of gate voltage, with back 
bias Vbs as a parameter. Ex-
periments (symbols) and 
simulation (lines). Dashed 
line: Cb. 
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Table 3.1 summarizes the input parameters which allowed consistent fitting of all experimental 
results.  
 
The very good match between simulated (1.1×1018cm−3) and extracted (1×1018cm−3) 
values of BP doping level confirms the validity of the extraction procedure. Moreover, the Cb 
value (=0.095 µF/cm2) evaluated from Cgb curve is from Cgc coupling ratio analysis (=0.098 
µF/cm2) in previous section, which was, however, obtained indirectly and with a more complex 
extraction procedure. 
 
3.4 Conclusions 
In this chapter, we successfully demonstrated extensive split C−V characterization with 
interface coupling for ultra−thin BOX FDSOI devices, enabling parameter extraction for the 
full stack, from back plane to front gate in a reliable and fully consistent way. In addition, it 
was shown that Cgb configuration in FDSOI devices does provide complementary information 
on BP doping level, which is not available in Cgc mode, and more direct evaluation of Cb. By 
using well calibrated simulation and an improved coupling capacitance model, we also in-
creased the reliability of the extracted parameters. This new parameter extraction methodology 
can be very useful to directly assess full stack information in UTBB FDSOI structures without 
destructive analysis. 
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Figure 3.6 1/Cgb2 as function of Vbs. Values obtained from experiments (symbols) and simulation 
(lines). Cgb values are taken at plateau, before screening by Cgc. This plot enables extraction of BP 
doping level and Vfb at back gate in the BP depletion regime, and extraction of Cb in accumulation 
regime (Eq. 3.2). 
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Chapter 4 
 
 
 
In depth characterization of carrier 
transport in 14nm FD−SOI CMOS 
transistors 
 
4.1 Introduction 
Ultra−thin body and BOX (UTBB) fully depleted silicon−on−insulator (FD−SOI) de-
vices are among the most promising candidates for future CMOS technology nodes since they 
offer excellent electrostatic integrity, high performance and low variability [1]. In addition, 
there provide interesting potentialities such as the usage of static and dynamic back plane (BP) 
biasing engineering in UTBB architecture, which makes it possible to exploit multi−VT strate-
gies with a planar implementation [2]. To continue CMOS downscaling with high performance 
in FD−SOI devices, high−k and metal gate have been also introduced for smaller equivalent 
oxide thickness (EOT) and less gate leakage current. Carrier transport properties of ultra−scaled 
devices are affected by severe downscaling and by the presence of the high−k layer, which 
technological progress remains despite the fact that it is defective compared to SiO2. Moreover, 
in order to increase hole mobility, a Silicon−Germanium (SiGe) layer has been used in PMOS 
devices instead of pure Si channel. In these complex FD−SOI devices which combine high−k 
dielectric, ultra−small dimensions and SiGe alloy in the channel, it is important to investigate 
transport properties to get deeper insight of their operation mechanisms. 
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In this chapter, we extensively characterized both NMOS and PMOS UTBB FD−SOI 
devices at low temperature. At first, we investigated the influence of the high−k layer for elec-
tron transport characteristics in long channel NMOS devices, where the channel is long enough 
to avoid lateral defects associated to S/D regions. The transport properties depending on tem-
perature were investigated for revealing the origin of additional mobility related with high-k 
layers since it is expected that surface optical phonon (SOP) or/and remote Coulomb scattering 
(RCS) can be present due to the high polarizability inherent to high−k materials and their larger 
density of defects compared to SiO2 in high−k dielectric stacks .Then, we focused on short 
channel devices and demonstrated how dominant transport scattering mechanism varied with 
decreasing channel length. Finally, the mobility enhancement obtained by introducing Ge in-
corporation in long channel PMOS devices was proven with various Ge concentrations before 
detailed analysis of the influence of Ge in short channel devices. 
 
4.2 Experiment details 
 The devices under study were UTBB FD−SOI MOSFETs provided by ST Microelec-
tronics (14nm−node technology). The description of DUT was explained in Chapter 1.4 and the 
detail information can be found elsewhere [3,4]. I−V measurements were carried out using 
HP4156b with a cryogenic probe station. In addition, the C−V measurements were taken out 
from HP4294A impedance−meter with a 40 mV small signal at 1MHz. The gate−to−channel 
capacitance (Cgc) was measured by connecting “high” terminal to gate electrode and “low” ter-
minal to source/drain electrodes.  
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Figure 4.1 Extraction of effective channel length using extrapolation of Cgc at Vgs=1V to zero chan-
nel length. Δδ for (a) Gτ1 (W=1ȝm) and (b) Gτβ (W=10ȝm) devices were ~15nm and ~10nm, re-
spectively. 
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 At first, for the precise evaluation of transport properties, we extracted effective chan-
nel length (Leff) using gate−to−channel C−V measurement (Cgc). Indeed, there is discrepancy 
between effective channel length and physical gate length due to source/drain contact pro-
cessing, while physical gate length itself is different from on−mask gate length because of li-
thography / etching processes. To do so, the Cgc value measured in the strong inversion regime 
(Vgs=1V) was plotted in Fig. 4.1 as a function of LM after having eliminated the parasitic ca-
pacitance, estimated from the minimum value of Cgc in accumulation regime [5]. The Δδ 
(=LM−Leff) values were extracted by extrapolation to zero channel length [5,6]. Extracted Δδ 
values were around 15nm and 10nm for GO1 and GO2 devices, respectively. 
 
4.3 Results and Discussions 
4.3.1 General transport characteristics of NMOS devices and methodologies 
 
 Fig. 4.2 displays the typical I−V characteristics obtained for our devices, with the 
longest and shortest gate length, and with GO1 and GO2 stacks. Temperature ranged from 77K 
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Figure 4.2 Typical drain current of (a,b) GO1 and (c,d) GO2 devices as a function of Vgs with tem-
perature varying in the range of 77K-300K. Drain voltage was 20mV for linear regime operation. 
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to 300K and drain voltage (Vds) was equal to 20mV. As is standard bulk MOS transistors, the 
transfer curves show the conventional behavior, with mobility and threshold voltage (VT) in-
crease as temperature decreases. Also, a common intersection point was found for all the devic-
es at the bias which corresponds to the so−called zero−temperature coefficients (ZTC). At this 
point, the drain current is independent of temperature due to the mutual compensation of mobil-
ity and VT change with temperature, like in standard bulk Si MOSFETs. In order to further in-
vestigate how transport characteristics is affected by the different gate−dielectric stacks and by 
channel length variation in the low temperature range, we extracted low field mobility (ȝ0) with 
the Y−function method (Y=Id/gm0.5) [7]. 
 
 Fig. 4.3 demonstrates that ȝ0 increases as temperature decreases in almost all the de-
vices, for both GO1 and GO2, regardless of gate oxide. However, for the ultimately 
scaled−down devices, the temperature dependence of ȝ0 became very small unlike for long 
channel devices. In addition, a strong mobility reduction was observed in sub−100nm devices. 
Thus, it seems that transport properties are changed as channel length decreases. 
 In order to get a quantitative analysis of mobility dependence with temperature, we 
used the empirical model of [8]: 
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which is based on Matthiessen's rule and includes three terms corresponding to scattering with 
50 100 150 200 250 300
0
300
600
900
1200
 Experiments
 Calculated
 
 
 0(cm
2
V
-1
s
-1
)
Temperature (K)
Leff = 15nm
L = 10μm
(a) 
50 100 150 200 250 300
0
500
1000
1500
2000
 Experiments
 Calculated
 
 
 0(cm
2
V
-1
s
-1
)
Temperature(K)
Leff = 90nm
L = 10μm
(b) 
 
Figure 4.3 Temperature dependence of low field mobility (ȝ0) for both (a) GO1 and (b) GO2 devices 
with various channel length. The empirical model (blue dot line) was used in order to find mobility 
contribution related to phonon, Coulomb and neutral defect scattering according to their temperature 
dependence, which was well fitted with experimental results. 
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phonons, fixed charges (Coulomb scattering) and neutral defects (ȝph, ȝC and ȝnd, respectively). 
As known in Eq. 4.1, the phonon scattering mobility term varies with the inverse of temperature, 
while Coulomb scattering mobility term varies proportionally to temperature. Moreover, neutral 
defect scattering is independent with temperature, but it has shown strong channel length de-
pendence in the literature [8−10]. Using this model, we were able to reproduce quite well the 
general trend of mobility variation with temperature (Fig. 4.3). In this fitting procedure, the fit-
ting values for ȝph were almost independent of channel length as shown in Fig. 4.4. This is con-
sistent with [8−10]. 
4.3.1.1 Comparative investigation with different gate oxides in long channel devices 
 
 Before analyzing the transport properties variation depending on channel length, we 
will first focus on mobility behavior in the long channel devices (δ=10ȝm) with different gate 
oxides, since the long devices are more adequate to analyze how carrier transport depends on 
gate dielectrics. The fitting of mobility temperature dependence with the sole contribution of 
phonon scattering shows good agreement with experimental results in GO2 devices as shown in 
the inset of Fig. 4.4. This means that mobility in GO2 devices is consistent with the universal 
mobility in silicon [11]. So, transport in GO2 devices can be used as our reference. In contrast, 
with the GO1 stack, it is no more possible to fit experimental results with phonon scattering 
only. A deviation is observed at low temperature. In other words, the phonon contribution is not 
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Figure 4.4 Evolution with gate length of ȝph in GO2 devices (symbols) and comparison with its val-
ue for the longest channel (horizontal line). Insetμ Temperature dependence of long channel ȝ0 (sym-
bols) fitted with the sole contribution of phonon mobility contribution (lines) for GO1 and GO2 de-
vices. 
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sufficient to explain the temperature dependency of mobility and we must consider an addition-
al scattering contribution for GO1 devices. In the following paragraphs, we will analyze the 
gate control ability and high−k layer induced mobility behavior in sub−threshold and inversion 
regimes, separately. 
 
 
 At first, we investigated device operation in the sub−threshold regimes and extracted 
sub−threshold swing (SS) for different temperature and gate oxides as seen in Fig. 4.5. The SS 
has been used to extract the density of fast interface states which can contribute to Coulomb 
scattering at the silicon/oxide. For quantitative and detail analysis, we extracted the fast inter-
face trap density (Dit=Cit/q) from the variation of SS depending on temperature following [12]:  
2 3 1 1. ( )( )
itf si BOX itb
ox ox si BOX itb BOX
C C C CkTSS
q C C C C C C
         (4.2) 
where Citf and Cifb are front and back interface trap capacitance, respectively, and other parame-
ters take their usual meaning. Eq. 4.2 provided a good fit to experimental data as shown in Fig. 
4.5. This fitting demonstrates that Ditb values extracted for the back interface of GO1 and GO2 
devices are almost the same, around 1010eV−1cm−2, which is reasonable considering the high 
quality of the Si/SiO2 interface between channel and BOX [13].  
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Figure 4.5 Temperature variation of 
sub-threshold swing (symbols) and 
theoretical fitting curves (lines) al-
lowing extraction of back and front 
interface trap density 
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 On the other hand, GO1 and GO2 stacks include interface layers with different thick-
nesses between defective high−k layer and silicon body. However, the values of Ditf obtained 
for both devices are similar, about a few 1011 eV−1cm−2. Indeed, this method can only capture 
fast interface traps at the very interface, ignoring the additional contribution of slow states 
which are located deeper into the dielectric layer, thus ignoring the potential contributions of 
traps associated to the high−k layer. These results indicate that in terms of fast interface trap 
density (Ditf and Ditb), back interface quality of back interface is better than that of front inter-
face. However, the Ditf value extracted from SS cannot distinguish the difference of IL thick-
ness in our study. It can be due to the fact that SS analysis is less sensitive to the presence of 
distant charges, while diffusion by charged centers (which generate the so−called remote Cou-
lomb scattering), is effective at longer distances. Therefore, this methodology is not enough 
sensitive to detect the presence of traps from the high−k dielectric layer with our different types 
of gate dielectric stacks. 
 Next, in order to clarify the origin of the differences in mobility behavior and to quan-
tify the additional scattering contribution in GO1 compared to GO2, we applied the additional 
mobility extraction method following [14]:  
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Figure 4.6 Temperature dependence of ȝ0_GO1, ȝ0_GO2 and additional mobility, µadd (symbols). ȝadd is 
well fitted with a combination of different power laws of temperature, ~T and T-1, in different tem-
perature regimes (lines). 
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where ȝadd is the mobility term associated with the additional scattering mechanism. In this 
method, we assumed that the bulk properties of GO1 and GO2 devices, such as volume phonon 
and Coulomb scattering, were identical for both stacks and that the analysis of ȝadd would then 
capture the effect from higher proximity of high−k layer to channel in GO1. As shown in Fig. 
4.6, it was possible to fit ȝadd quite well with two temperature dependences. Above 150K, ȝadd 
approximately followed a T−1 trend while below 150K, it was proportional to temperature. 
These temperature dependencies observed in GO1 are consistent with the dominance of SOP 
above 150K, and of RCS below 150K. One or the other explanation has been brought in the 
literature, partly due to the fact that the dominant mechanism may strongly depend on the de-
tails of stack characteristics and process quality. Here, we show that, SOP and RCS scattering 
are both present in ȝadd, although their influence on electron transport is visible in a different 
range of temperature. 
 
4.3.1.2 Dominant scattering mechanism in short channel devices 
 
 So far, we have shown that the higher proximity of high−k layer in GO1 devices af-
fects the carrier transport behavior in the different temperature ranges. In this section, we will 
provide a comparative study of transport mechanisms depending on channel length. Fig. 4.7 
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Figure 4.7 Effective length dependence of the contributions of the different scattering mechanisms 
extracted at room temperature, independently in GO1 and GO2 and at every gate length, from fitting 
of the temperature dependence of µ0. 
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plots the different scattering contributions to mobility at room temperature as a function of Leff, 
which can be extracted by Eq. 4.1 as mentioned in Chapter 4.3.1. In terms of phonon and Cou-
lomb scattering, the mobility values from GO1 devices were always smaller than that of GO2 
devices, which is quite reasonable considering the thinner interface layer of GO1. 
 On the other hand, it is worth noting that the neutral defect contributions of GO1 and 
GO2 were aligned, even though the dielectrics are different, indicating that the neutral defects 
were independent of gate−stack. This supports the idea that these neutral defects are mainly 
originating from S/D process, as reported in [15]. εoreover, ȝnd is decreasing at smaller chan-
nel length and becomes finally similar to phonon contribution at around 50nm gate length. It 
means that neutral defect scattering becomes the dominant mobility limiting factor below 50nm. This limit is called the critical length (Lc) for gate length induced mobility degradation. 
For the qualitative analysis of ȝnd with channel length, we will develop an analytical model in 
the following paragraph. 
 The inset of Fig. 4.8 describes the schematic neutral defect distribution that can be 
expected from S/D engineering. Assuming that the neutral defect density (Nnd) profile follows 
an exponentially decreasing behavior in the channel, the Nnd profile is simply expressed as: 
( ) exp( ) exp( )
nd m m
n n
x L xN x N N      (4.4) 
where δ, Ȝn and Nm are channel length, attenuation length of neutral defects and neutral defect 
density at the S/D region, respectively. Through the visualizing schematic of Fig. 4.8, it can be 
easily recognized that we are able to find neutral defects just near S/D in the long devices. 
However, in our highly scaled devices, the Nnd profiles from S and D regions are overlapping 
each other. Therefore, we have a high density of Nnd even at the middle of the channel. Bases 
on neutral defect density profile, ȝnd can be evaluated as [16−18]:  
1
1
0 2
( )L
nd nd
nd L
nd m n
N x Ldx
N
  
         (4.5) 
where αnd is the coefficient that determines the weight of the ȝnd term for the Matthiessen’s rule. 
We reproduced ȝnd behavior as the function of channel length and compared with experimental 
extraction. As seen in Fig. 4.8, good agreement was obtained with Ȝn=10nm and 
Nm=8×1019cm−3. Key features of this analytical model are that ȝnd has a linear dependence with 
channel length and is inversely proportional to Ȝn and Nm. Therefore, neutral defect scattering 
can govern the carrier transport mechanism in ultimately scaled−down devices, and optimized 
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S/D fabrication processes are needed to achieve better transport properties. 
 
4.3.2 Transport properties of PMOS devices 
 For SiGe devices, it is well known that increasing Ge content or/and compressive 
strain (biaxial or uniaxial) in the channel enhances hole mobility due to the suppression of inter 
valley phonon scattering, band degeneracy lifting and reduced effective mass [19−21]. In addi-
tion, the threshold voltage (Vth) shifts h linearly with Ge concentration because of the depend-
ence of valence band offset between Si and SiGe alloys with Ge content [22]. As shown in Fig. 
4.9(a), long devices (δ=10ȝm, W=1ȝm) actually show clear mobility enhancement depending 
on Ge fraction. In our case, we obtained the best drain current results with 20% Ge content. 
From the gate−to−channel capacitance (Cgc) measurement (cf. Fig. 4.9(b)), it was verified that 
identical capacitance equivalent thickness (CET≈1.6nm) were obtained in all the wafers with 
their various Ge contents. Also, Vth intrinsic shift according to Ge fraction, which is around 
≈8mV/%, was observed from derivative of Cgc. 
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Figure 4.8 Effective length dependence of neutral defect scattering mobility (symbols) and the fit-
ting curve of Eq. 4.4. Inset: schematics of neutral defect distribution from source and drain for long 
and short channel devices 
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 Then, we measured transfer characteristics for different gate length values and extract-
ed ȝ0 at room temperature as plotted in Fig. 4.10. It is worth noting that the effect of Ge content 
is validated solely in long channel devices. In contrast, in short channel devices, such as below 
100nm, the transport is degraded by an increase in Ge content. Such a mobility degradation be-
havior has already been reported by Cassé et al. [23]. This feature indicates that the dominant 
transport mechanism in short channel devices is totally different from that in long channel de-
vices. In order to have an insight into transport behavior dependence with channel length, the 
empirical model of Eq. 4.1 was also applied to the PMOS devices. In order to do that, we 
measured transfer curves of our PMOS devices with various channel length and temperature 
varying in the range of 77K−γ00K and extracted ȝ0 as for NMOS devices. Fig. 4.11 shows that 
the empirical model matches experimental data. Besides, even though mobility values are 
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Figure 4.9 (a) Typical drain current as a function of overdrive voltage, (b) gate-to-channel capaci-
tance (Cgc) and derivative of Cgc as a function of Vgs for PMOS long channel devices with different 
Ge content (W=1ȝm and δ=10ȝm). 
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smaller in PMOS than in NMOS devices, mobility shows approximately the same temperature 
dependence for each channel length. Based on these results, we extracted neutral defect mobili-
ty contribution as a function of channel length and plotted extracted values in Fig. 4.12. Overall, 
the neutral defect mobility in PMOS devices is lower than in NMOS devices. As already found 
in NMOS devices, the contribution of neutral defect scattering is inversely proportional to 
channel length. The critical length Lc is around 100nm for PMOS devices. In addition, we find 
that neutral defect scattering shows Ge content dependency, where ȝnd is lower when Ge% in-
creases whatever the channel length. In other words, the number of neutral scattering centers in 
the channel is larger with the highest Ge content (20%) than with other tested values. Therefore, 
these results are fully consistent with our previous observation that the mobility enhancement 
due the Ge content or/and strain in the channel is no more activated for the devices below 
100nm and that, rather, it might even cause mobility degradation in short channel devices. This 
would be the result of stronger neutral defect scattering. 
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Figure 4.11 Temperature dependence of low field mobility (ȝ0) for the PMOS devices with (a) 10% 
and (b) 20% of Ge. The empirical model (blue dot line) was used in order to find mobility contribu-
tion related with phonon, Coulomb and neutral defect scattering which was well fitted with experi-
mental results. 
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4.4 Conclusions 
The electrical performances of UTBB FD−SOI devices were deeply investigated under 
low temperature measurement conditions. In NMOS devices, the scattering mechanisms were 
analyzed by comparing two high−k gate stacks, GO1 and GO2. With GO1, RCS and SOP scat-
tering, which are both originating from close high−k dielectric proximity to channel, were 
found to bring the dominant contribution for long channels. One or the other mechanism was 
dominant depending on temperature, soft optical phonon scattering being dominant at room 
temperature. Mobility degradation below 50nm gate length was clearly attributed to neutral de-
fects induced by source/drain formation, and independent of gate oxide stack. For the PMOS 
long channel devices, mobility enhancement and VT shift related to Ge incorporation were 
clearly demonstrated by using technological splits with varying Ge content. Also, we confirmed 
that the mobility boost is no more effective in highly scaled devices since the transport proper-
ties are governed by the neutral defect scattering which is mainly caused by high Ge content 
and source/drain engineering. 
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Figure 4.12. Effective length dependence of neutral defect scattering mobility (ȝnd) for NMOS and 
PMOS devices with different Ge content. As for NMOS devices, ȝnd of PMOS devices was found 
proportional to channel length and the critical length (δc≈100nm) of PετS devices was larger than 
that of NMOS devices. 
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Chapter 5 
 
 
 
Low temperature characterization of 
mobility in 14nm FD−SOI CMOS de-
vices under interface coupling condi-
tions 
 
5.1 Introduction 
For sub−β0nm CετS technology nodes, the ultra−thin body and BOX (UTBB) fully de-
pleted silicon−on−insulator (FD−SOI) MOSFET is considered as one of the best competitors. 
While keeping a planar architecture, they have been shown to feature competitive performance, 
high electrostatic integrity and low variability, and to allow hybrid channel and bias−engineered 
multi−Vt strategies [1]. Carrier transport properties are an essential ingredient in overall per-
formance. Their detailed study requires in−depth analysis of static characteristics as a function 
of temperature, gate overdrive and device dimensions. On the other hand, using room tempera-
ture characterization of long channel devices, a recent work has demonstrated that mobility im-
provement could be obtained by back−gate biasing [2,3]. The mobility gain was explained us-
ing the notions of "return point of the effective field" and "multi−branch" mobility curves. It 
was demonstrated that a given value of the effective field could be obtained with different bias 
configurations of front− and back−gates, and thus with different contributions of each interface 
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to channel conduction, and different effective mobility values [2,3]. Because of the 
non−univocal relationship between effective field and channel depth, it is clear from these pa-
pers that it is difficult to draw conclusions about the detailed mechanisms at the origin of 
back−gate induced mobility improvement using the dependence of effective mobility with ef-
fective field. Moreover, Silicon−Germanium (SiGe) layer has been used in PMOS devices in 
order to boost hole mobility, instead of pure Si channel [4]. In these complex device architec-
tures affecting to electrical and physical characteristics of devices, such as high−k layer, scal-
ing−down and Ge alloy, it is necessary to deeply investigate the transport properties of ad-
vanced FD−SOI devices to understand their operation mechanisms. 
 In this chapter, we extracted the electrical parameters of UTBB FD−SOI devices in the 
low−temperature range under interface coupling measurement conditions, where a combination 
of top−gate and back−gate biases is used to tune the vertical position of the channel. This 
“crossover” extraction technique is a very powerful tool to get deeper insight into operation 
mechanism and more quantitative information about device performance. The carrier transport 
characterization for both NMOS and PMOS devices was performed from 77K to 300K not only 
in long channel but also for ultra−scaled device representative of the 14 nm technology node 
[5] 
 
5.2 Experiment details 
 The devices under study were UTBB FD−SτI ετSFETs provided by ST εicroelec-
tronics (14nm−node technology). The description of DUT was explained in Chapter 1.4 and the 
detail information can be found elsewhere [6,7]. The I−V measurements were carried out using 
HP4156b with a cryogenic probe station. In addition, the C−V measurements were taken out 
from HP4294A impedance−meter with a 40 mV small signal at 1MHz. The gate−to−channel 
capacitance (Cgc) was measured by connecting “high” terminal to gate electrode and “low” ter-
minal to source/drain electrodes [8]. In addition, 1D numerical TCAD simulation of FD−SOI 
stack was performed to estimate the charge profiles from top−gate to back−gate [8]. 
 
5.3 Results and Discussions 
5.3.1 Long channel 
 This section investigates carrier transport properties of long channel (10 µm) UTBB 
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FD−SOI devices. In a previous chapter [9], we have shown that mobility in GO2 follows the 
universal mobility curve of [10]. In contrast, due to its higher proximity to the channel, the 
high−k layer of GO1 introduced additional scattering mechanisms compared to GO2. For long 
channel devices, the dominant additional scattering mechanism in NMOS was remote Coulomb 
scattering (RCS) below 150K and scattering with surface optical phonons (SOP) above 150K. 
Here, the study is extended to interface coupling conditions and also to hole mobility character-
ization, where front− and back−biasing is used to modify channel centroid position and carrier 
density. 
 
5.3.1.1 GO1 vs. GO2 in interface coupling conditions 
 Under coupling conditions, the linearity of Y−function (=Id/gm0.5) becomes questiona-
ble and low field mobility extraction was no longer suited to this analysis. Instead, we propose 
to use field effect mobility, µFE =(L∙gm)/(W∙Vds∙Cox) where gm=dIds /dVgs and Cox are the trans-
conductance and gate surface capacitance, respectively. As shown in Fig. 5.1, the maps of the 
maximum µFE in GO1 as a function of temperature and back−gate bias (Vb) clearly illustrate the 
significant mobility enhancement induced by Vb. The optimized bias values are between 6V 
(−6V) and 8V (−8V) in NMOS (PMOS) devices, regardless of temperature. Conduction is then 
taking place close to the back interface as shown in Fig. 5.2 based on TCAD simulation. These 
TCAD simulations, which solve Poisson equation with Hanch’s quantum correction, are the 
same ones as those which we used for split C−V in Chapter 3 [8,11]. 
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Figure 5.1 Maps of maximum field effect mobility µFE for (a) NMOS and (b) PMOS devices vs. 
temperature and back-gate voltage Vb, which is extracted from maximum of gm. (Leff=10µm of GO1 
devices) 
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 Following the methodology of [12], we extracted the additional scattering mechanisms 
present in GO1 compared to GO2, using the additional mobility (µ add) defined by the Matthies-
sen’s rule: 
0 _ 1 0 _ 2
1 1 1
add GO GO     (5.1) 
Temperature dependence is shown in Fig. 5.3 and can be well fitted with the following empiri-
cal model [9]: 
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Figure 5.3 Experimental ȝadd (symbols) in NMOS (PMOS) device vs. temperature with Vb varying 
from 8V (-8V) to -8V (+κV) by steps of −βV (2V). Good fit with Eq. 5.2 (lines) with two tempera-
ture dependence (T and 1/T). 
0 1 2 3 4 5 6 70
0.5
1
1.5
2
2.5 x 10
19
Channel (nm), Thickness : 6.8 nm 
Ca
rr
ie
r d
en
sit
y 
(cm
-
3 )
Front GateBack Gate
                  Vb = 8V to 2V
         step : 2V Vb = 0V to -8V
         step : 2V
 
Figure 5.2 Simulated carrier profile (300K) for different values of Vb and for a given value 
Vg=Vg (gm_max) in NMOS case. 
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   1 1 1300 300ph CT T      (5.2) 
which includes one term varying as 1/T associated to scattering with SOP and the other varying 
as T corresponding to RCS, where T is absolute temperature [1γ−15]. In this analysis, value in 
large excess of the resulting mobility is non-significant as they correspond to a very small dif-
ference in the Matthiessen’s rule combination. The two contributions are displayed in Fig. 5.4. 
 
 The results show that both SOP and RCS mobility value can be modulated by Vb 
changes since the channel centroid moves from front to back interface as shown in Fig. 5.2. 
This is consistent with Fig. 5.3, which shows that positive back bias (negative back bias in 
PMOS case) improves carrier mobility in the whole range of temperatures. This result is con-
sistent with the nature of the dielectrics i.e. high−k layer for the front−gate and SiO2 for the 
buried oxide, respectively. The reduction of SOP at the back interface is due to weakly polariz-
able SiO2, which does not favor propagation of optical phonons. The reduction of Coulomb 
scattering is associated with the reduced trap density at back interface [9]. It is worth noticing 
that the SOP scattering dominates transport properties at the maximum of gm at 300K while 
RCS can be neglected. In addition, SOP scattering is much more significant in PMOS case 
compared to that of NMOS. 
 In parallel, we extracted effective mobility of GO1 and GO2 NMOS devices using 
front−gate split CV method (Eq. 2.7) for different temperatures and Vb. Fig. 5.5 shows repre-
sentative results such as mobility at 150K and 300K. Then, mobility of both GO1 and GO2 de-
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Figure 5.4 Fitting value of µph and µC represent the extracted values of SOP and RCS associated mo-
bility at 300K in NMOS and PMOS devices. 
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vices was picked up at same carrier density (~3×1012cm−2) and ȝadd was calculated in Fig. 5.6(a). 
Finally, SOP and RCS mobility were deduced within the same methodology as shown in Fig. 
5.6(b) which also shows that mobility increases as Vb goes up and SOP is much more critical in 
terms of additional mobility. Therefore, we can clearly confirm that these two different ap-
proaches indicate consistent conclusion. 
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Figure 5.6 a) Experimental ȝadd (symbols) from effective mobility (Ninv ≈ γx1012cm-2) as a function 
of temperature with different Vb in NMOS devices. Fitting (lines) was performed by Eq. 5.2. b) Fit-
ting value of µph and µC represent the extracted values of SOP and RCS associated mobility at 300K 
in NMOS 
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Figure 5.5 Representative extracted ȝeff as a function of carrier density with different Vb for NMOS 
devices. a) GO1 and b) GO2 at 150K, c) GO1 and d) GO2 at 300K  
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Figure 5.7 a) Experimental ȝadd (symbols) from effective mobility (Ninv ≈ 3x1012cm-2) as a function 
of temperature with different Vb in NMOS devices. Fitting (lines) was performed by Eq. 5.2. b) Fit-
ting value of µph and µC represent the extracted values of SOP and RCS associated mobility at 300K 
in NMOS 
5.3.1.2 Front and back channel mobility in interface coupling conditions 
 This section analyzes front− and back−channel effective mobility extracted by using 
the front−gate split CV method [16, 17]. This method is well suited to high Vb values, where 
inversion at back interface occurs before inversion at front interface as front−gate voltage in-
creases. In our analysis, we assumed that temperature variation can result in a shift in threshold 
voltage but does not influence the shape of gate to channel capacitance (Cgc). Back−channel 
threshold voltage (VTb) can be extracted both from the peak of the transconductance derivative 
(dgm /dVgs) and from the first peak of dCgc/dVgs as a function of Vgs, as illustrated in Fig. 5.7 
which shows that both methods give the same results. The second peak in dCgc /dVgs corre-
sponds to the onset of the front−channel, which is nearly independent of Vb. It is used to define 
VTf. Back−channel conduction prevails for Vgs<VTf, while front−channel conduction dominates 
for Vgs>VTf (for NMOS case). The limit of back−channel conduction is obtained by Cgc integra-
tion between −1V (1V in PMOS case) and VTf. The onset of front−channel conduction is indi-
cated by an arrow in Fig. 5.8. The corresponding inversion charge depends on Vb but is inde-
pendent of temperature. It is used to extract front−channel effective mobility as [17]: 
 __
_
d d back
eff front
ds inv inv back
I IL
W V Q Q     (5.3) 
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 The best effective mobility values were reached for Vb=6V in σετS and −6V in 
PMOS. Fig. 5.8(a) and (b) show back− and front−channel µeff as a function of carrier density 
for temperatures ranging from 77K to 300K. For both devices, by looking the carrier density 
dependence, we can see a slight screened Coulomb scattering at low temperature (≤β00K). 
However, temperature dependence shows that scattering with surface and volume phonons is 
the dominant mechanisms at back interface since the mobility always decreases with increasing 
temperature.  
 
 Fig. 5.8(c) and (d) specifically demonstrate the front−channel µeff for │Vgs│>│VTf│. 
In this regime, the carrier centroid is closer to front interface than to back interface. In NMOS, 
very clear RCS and screening behavior can be observed at low temperature. At low carrier den-
sity, we can also estimate the critical temperature separating the regimes of predominance of 
Coulomb or Phonon scattering. This critical temperature is in the range of 150K−200K, de-
pending on Vb. Thus, SOP can be observed at low and moderate carrier density regime for 
T>200K. In contrast, it can be seen that the Coulomb−like behavior cannot be recognized in the 
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Figure 5.8 Effective mobility vs. carrier density for T ranging from 77K to 300K and for (a) Vb=6V 
for NMOS and (b) Vb=−6V for PMOS in GO1 device. Back− and front−channel contributions are 
separated by arrow. Front-channel effective mobility calculated with Eq. 5.3 for both (c) NMOS and 
(d) PMOS devices with their respective value of Vb. (W=1ȝm, δ=10ȝm for both σετS and PετS) 
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PMOS device, even at low temperature in Fig. 5.8(d). Hole transport in front−channel at low 
and moderate carrier density is totally governed by surface phonon in the whole explored range 
of temperatures (from 77K to 300K). In addition, as usual, we found mobility degradation at 
high carrier density in both NMOS and PMOS regardless of T and Vb as shown in Fig. 5.8(c) 
and (d). This is due to surface roughness scattering. 
 
5.3.2 Gate−length variations 
 In previous section, we focused the analysis on scattering mechanisms in long channel 
UTBB FD−SOI devices. We analyzed the influence of gate stack on electron transport and by 
which mechanisms back−gate bias could improve device performance. The aim of this section 
is to push the analysis towards shorter gate lengths. 
 Here, we come back to the low field mobility µ0 approach to characterize the transport 
properties because of its immunity to series resistance effects. As already explained, µ0 can be 
extracted with Y−function (=Id/gm0.5) [9]. We extracted µ0 as a function of temperature and with 
different gate length values, for both GO1 and GO2 devices. Then, we used the fitting function 
as in Eq. 5.2 including all three temperature dependence (T−1, T+1, T0) associated with phonon, 
Coulomb and neutral defects scattering mechanisms, µph, µC and µnd [9, 18, 19]. As shown in 
Fig. 5.9, the different mobility terms were extracted as function of effective gate length (Leff) in 
NMOS and PMOS, respectively. It is worth noticing that in NMOS the neutral defect mobility 
of GO1 and GO2 is aligned, even though they have different gate dielectrics, indicating that 
neutral defects are independent of the gate−stack. We believe that these neutral defects could 
originate from source/drain process and act as volume diffusion centers located inside the chan-
nel. Moreover, we have demonstrated that decreasing channel length does not induce strong 
changes in phonon and Coulomb contributions to electronic transport in FD devices [9]. So, the 
neutral defect scattering is the dominant factor that limits mobility below the critical effective 
length (50nm±10nm) because of µnd < µph and µnd << µC. In PMOS case (cf. Fig. 5.9 (b)), the 
neutral defect scattering shows the same trend as for NMOS in terms of channel length varia-
tion. However, unlike σετS case, ȝnd depends on the nature and thickness of the gate stack 
layers. It means that some diffusion centers have surface−like behavior and that they might be 
located at the interface between channel and gate stack. We will discuss these arguments in 
more details in the next section where we will deeply analyze the short channel devices. The 
critical length in PMOS device could be estimated around 100nm±10nm. 
Chapter 5 Low temperature characterization of mobility under interface coupling conditions 
70 
 
 
5.3.2 Short channel in interface coupling conditions 
 A more in depth analysis is necessary to understand the underlying scattering in short 
channel devices. Here, we tested the short channel devices in interface coupling conditions. 
Again, we take the µFE approach at maximum of gm. As shown in Fig. 5.10 (for the example of 
NMOS devices) there is no significant mobility enhancement with back−gate bias in the short-
est channel devices of GO1. This is in contrast with long channel case. In long devices, it is 
clearly seen that back−gate biasing has a large influence on transport. Forward back bias (Vb>0) 
brings a strong boost to mobility with mobility enhancement up to a factor of 3. In contrast, in 
short devices, mobility improvement with back−bias is almost negligible as compared to long 
devices. Moreover, the slight mobility improvement occurs under reverse back bias (Vb<0V) 
where the charge centroid is closer to front interface, which is opposite to long devices case. 
This confirms that, in short devices, scattering is not dominated by mechanisms related to 
front− and back−gate stacks. Rather, scattering centers such as neutral defects lying close to 
S/D regions are the most limiting factors. 
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Figure 5.9 Components of the mobility associated to the different scattering mechanisms as a func-
tion of effective channel length. a) NMOS and b) PMOS (Vb=0V) 
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 In order to complement this study of carrier transport in the shortest NMOS and 
PMOS devices, we finally applied the empirical mobility fitting model (including phonon, Cou-
lomb, neutral scattering and ballistic contribution [20]) to short channel devices (Leff=15nm) 
with coupling conditions and extracted defects limited mobility (Fig. 5.11). Unlike NMOS de-
vices [21], the PMOS device was more sensitive to Vb. It shows surface−like behavior, which 
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Figure 5.11 Neutral defect limited mobility in NMOS and PMOS (with two Ge%: 13% and 20%) 
devices with Leff = 15nm as function of back-gate bias. For PMOS case, the back side and front side 
of carrier centroid position are also indicated 
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Figure 5.10 εaximum of ȝFE in NMOS devices vs. temperature with various back-gate bias Vb 
(from -8 to 8V by steps of 2V) for long (Leff=10µm) and short (Leff=15nm) channel of GO1 devices 
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means that defects centers could be located close to front interface. Considering that is propor-
tional to the density of scattering defects, Fig. 5.10 shows that the defects density would be 
larger close to front interface and that it would increase with Ge content. We also found that 
defect density could be denser close to front interface and that this density rises with increment 
of Ge content in channel. 
 
5.4 Conclusions 
 In this chapter, we characterized for the first time the electron transport in UTBB 
n−type and p−type FD−SOI devices using cryogenic operation under interface coupling condi-
tions. In long channel case, mobility was governed by high−k/metal front−gate stack related 
scattering mechanisms, RCS or SOP playing the main role in different temperature ranges in 
NMOS devices. Back−bias induced mobility improvement could be both quantitatively and 
qualitatively analyzed by separating the back− and front−channel contributions using the 
front−gate split CV method. By analyzing gate length dependence, for NMOS, we found an 
additional contribution which does not depend of front−gate oxide stack and is consistent with 
neutral defects scattering. We think that these neutral defects could be occurred from 
source/drain fabrication process. In addition, below some critical gate length (≈50nm), mobility 
improvement by back−biasing was not effective anymore unlike for long channel devices. This 
confirmed the prevailing role of channel defects in mobility degradation for ultra−scaled devic-
es. Besides, in PMOS, the defect centers demonstrated surface−like behavior (they were sensi-
tive to carrier centroid modulation by Vb). The defects density could be denser close to front 
interface and larger for higher Ge contents. 
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Chapter 6 
 
 
 
Magnetoresistance mobility charac-
terization in advanced FD−SOI tran-
sistors 
 
6.1 Characterization of magnetoresistance in linear regime of FD−SOI 
nMOS devices  
6.1.1 Introduction 
 Over the last few decades, shrinking the size and cost of transistors has aggressively 
occurred in CMOS technology [1,2]. The range of even 10nm channel length is achievable. In 
order to maintain the accuracy of parameter extraction at such small dimensions, it is necessary 
to develop the capacities of electrical characterization and make extraction less dependent on 
assumptions about physical dimensions or device operation models.  
 It is already known that magnetoresistance (MR) measurements in the linear regime of 
operation of MOS transistors have the advantage of directly measuring mobility, without any 
extraction methodology limitation while usual methods require channel dimensions and gate 
surface capacitance to be measured or extracted. This is a strong asset for ultra−scaled devices 
where channel length differs from physical gate length due to source/drain contact processing, 
while physical gate length itself is different from on−mask gate length due to lithography 
/etching processes which usually include some trimming. Moreover, usual methods are exploit-
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ing the strong inversion regime of operation. They are thus ill−suited to probe the presence of 
charged defects, which are mostly screened in the range of application. In contrast, MR meas-
urement is the only accurate characterization method to capture transport properties in 
sub−threshold regime. 
 Previous studies have already highlighted the potential of magnetoresistance meas-
urements in the linear regime for mobility extraction in bulk and SτI technology [γ−5]. In this 
chapter, we applied this technique to NMOS devices from a 14nm−node FD−SOI technology. 
εoreover, ȝMR characterization was performed for the first time in interface coupling condi-
tions, in order to identify the scattering mechanisms induced by the high−k/metal gate stack and 
to understand mobility enhancement with back−gate biasing at room and low temperature. Ad-
ditionally, from a methodological point of view, µMR mobility was compared with the low field 
mobility (µ0) extracted from static characteristics and their respective values were discussed 
with respect to their Coulomb scattering contribution in the overall mobility. 
 The chapter is organized as follows. At first, the devices under test and the extraction 
of channel magnetoresistance mobility with series resistance (Rsd) correction are dealt with in 
Chapter 6.1.2. Then we reports µMR results obtained for two different gate stacks, with various 
gate lengths (mask length from 2µm to 30nm), and for two temperatures. A detailed analysis 
was carried out as a function of gate voltage and back−bias. This allowed the main scattering 
mechanisms to be identified and the temperature and bias conditions where they are dominant 
to be determined. Moreover, using back−biasing, it was possible to tune vertically the position 
of the channel. For back−bias voltages where it was localized at front interface, main contribu-
tions arisen from the top interface with its high−k layer make it possible to explore these effects. 
Finally, the ability of MR mobility and low field mobility to reveal the origin of mobility deg-
radation at short gate length will be discussed. 
 
6.1.2 Experiment details 
 The devices under study were UTBB FD−SτI ετSFETs provided by ST εicroelec-
tronics (14nm−node technology). The description of DUT was explained in Chapter 1.4 and the 
detail information can be found elsewhere [2]. We analyzed several ȝMR variations with the gate 
length, the gate stack (GO1 and GO2), and the front/back gate biasing. These analyses could be 
enriched by the influence of temperature (100K and 300K). Also, the gate mask length (Lmask) 
varies from 300nm to 30nm for GO1 devices while, in GO2 devices, it changes from βȝm to 
150nm. Since GO1 devices have much thinner gate dielectric, so smaller gate lengths are avail-
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able. The channel width (W) is 10ȝm and 1µm for Gτβ and Gτ1 devices, respectively, so that 
channel length (L) needed to be carefully selected in order to fulfill the geometrical magnetore-
sistance requirement [5]. Magneto−transport measurements were carried out in the Grenoble 
High Magnetic Field Laboratory, with B ranging from 0T to 11T and the measurement were 
performed in a cryostat where the magnetic field was applied using superconducting coils. The 
I−V measurements were carried out using semiconductor parameter analyzer, HP4156b. In this 
measurement, we swept gate voltage (Vgs) with fixed B and back−gate voltage (Vb), then we 
repeated the same procedure for each B and Vb for two temperatures (100K and 300K), respec-
tively. 
 Fig. 6.1(a) shows the influence of magnetic field on the transfer characteristics Id (Vgs) 
in the linear regime of operation (Vds=20mV), for the devices with GO2 at 300K. L and W were 
2µm and 10µm, respectively. As shown in inset of Fig. 6.1(a), the drain current second deriva-
tive method was used to extract threshold voltage (VT≈0.31V) which is independent of B. It is 
verified that the MR effect can be observed in the whole range of gate voltages, even below VT 
as seen in Fig. 6.1(b). This feature means that the MR mobility can be accurately extracted from 
weak to strong inversion regime. Thus, we can plot ȝMR as a function of Vgs or inversion carrier 
density (Ninv). In order to estimate Ninv, we assumed that MR mobility and effective mobility 
are not too different, so that Ninv can be calculated from drain current as [5]: 
Ninv(L/W)∙Id/(Vd∙µMR). 
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Figure 6.1 a) Transfer characteristic of drain current (Id-Vgs) at linear regime (Vds = 0.02V) for dif-
ferent B from 0 T to 11 T at γ00 K for Gτβ devices (W=10ȝm and δ=βȝm). The inset shows VT ex-
traction by using the drain current second derivative method for different B. The VT is indicated by 
an arrow. (VT ≈ 0.γ1V) b) Relative drain current variation ΔId/Id vs. B2 below threshold (Vgs = 0.2V), 
equal to threshold (Vgs ≈ 0.γ1V) and above threshold (Vgs = 0.9V). 
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 Details about the physical background of µ extraction can be found in Chapter 2.2.1. 
In short, under the condition that W>>L, the Hall voltage generated by the applied magnetic 
field is almost short circuited by source and drain equipotential lines, so that µMR can be ex-
tracted from the drain current variation as a function of the magnetic field from: 
_0 _ 2 2
_
d d B
MR
d B
I I
B
I
 
 (6.1) 
where Id_0 and Id_B are drain current values without and with B, respectively. In addition, in or-
der to discriminate the intrinsic channel transport and Rsd access limitation, ȝMR can be divided 
into channel and Rsd parts following Chaisantikulwat et al [3]. This method is based on the 
comparison of two devices from the same chip featuring different gate lengths. It is assumed 
that Rsd is independent of gate length. Moreover, the gate length of the two devices must be 
close to each other, so that the two devices have similar threshold voltage and channel mobility. 
In the same manner as for Eq. 6.1, the ȝMR of pure channel can be extracted by: 
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Figure 6.2 ȝMR without/with Rsd correction in a) GO1 (Lg=300 and 120nm) and b) GO2 (Lg=250 and 
200nm) as function of gate voltage at 100K and 300K. 
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LG 
(nm) 
100 K 300 K 
Rtot 
(Ω.µm) 
Rsd 
(Ω.µm) 
Rsd / 
Rtot 
Vt (V) Rtot (Ω.µm) 
Rsd 
(Ω.µm) 
Rsd/ 
Rtot 
Vt (V) 
GO1 
300 584 160 0.27 0.45 1029 138 0.13 0.34 
120 330 160 0.48 0.42 495 138 0.28 0.32 
GO2 
250 620 210 0.34 0.44 1300 200 0.22 0.31 
200 550 210 0.40 0.43 1100 200 0.18 0.31 
Table 6.1 Extracted VT, total and series resistance at Vg = 1V for GO1 and GO2 devices at 100K and 
300K, respectively. (Vgs=1V and Vds=20mV) 
where ȝch, RT and Rch are pure channel mobility, total and channel resistance, respectively, and 
ΔR means resistance increase by magnetic field [3]. Also, Eq. 6.4 was used in order to find Rch, 
where įRch=RT1−RT2=Rch1−Rch2 and įδch=Lch1−Lch2. After Rch1 and Rch2 are calculated, Rsd can 
be easily extracted [3]. 
 The Rsd effect on ȝMR is shown in Fig. 6.2 with different gate stacks, for two tempera-
tures, 100K and 300K. With GO1 (GO2), the devices with Lmask values of 300nm and 120nm 
(β50nm and β00nm) were used since the ȝMR and threshold voltage should be almost the same 
to extract the channel ȝMR. Overall, it is clear that the Rsd correction effects are more visible at 
low temperature and in strong inversion, with a stronger impact for GO2. In order to consistent-
ly understand Fig. 6.2, we extracted the values of total resistance and series resistance [3], and 
summarized these values in Table 6.1 for a given Vgs in strong inversion (Vgs=1V). We can see 
that i) the gate−stack has a significant influence on Rsd value, in our case, Rsd (GO1) < Rsd 
(GO2), ii) Rsd is not very sensitive to temperature due to the degenerate nature of access regions, 
and, iii) at 300K, Rsd has a negligible impact in GO1 devices. 
 
6.1.3 Results and discussions 
6.1.3.1 µMR extraction in long channel at 300K 
 At first, we focused on long channel devices at room temperature. Fig. 6.3(a) shows 
µMR as a function Vgs for both GO1 and GO2 devices. Above threshold, we observed the con-
ventional mobility degradation trend with Vgs due to the increase of phonon and/or surface 
roughness (SR) scattering for increasing electric field and confinement. However, µMR increases 
as Vgs decreases below threshold voltage in Fig. 6.3(a), which is in contrast with standard MR 
results obtained with doped channels where degradation by Coulomb scattering with ionized 
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Figure 6.3 a) Magnetoresistance mobility µMR as function of gate voltage for GO2 (LG = 2µm) and 
GO1 (LG = 0.3µm) at 300K. b) µMR as function of inversion carrier density and reproduced universal 
behavior in GO2 device. The Si film doping level dependence within universal model is also shown. 
The VT is indicated by arrows. 
doping atoms was clearly visible. Moreover, we can observe this behavior even in GO1 case 
which has relatively short gate length and thinner interface layer of gate−stack. This feature is 
consistent with the fabrication process with undoped channel and indicates that gate interface 
and gate stack do not generate significant remote Coulomb scattering (RCS) at room tempera-
ture. 
 It is worth mentioning that this nearly Coulomb−free mobility behavior of GO2 devic-
es is quite consistent with the universal mobility model, which takes into account the screened 
Coulomb scattering [6], SR and acoustic phonon scattering processes, and with a Si film doping 
level below 1015 cm−3 [7], as shown in Fig. 6.3(b). In addition, such universal mobility behavior 
has been experimentally confirmed in Bulk technology with low doping level [18]. Thus, like 
the additional mobility analysis in Chapter 4, the long channel devices of GO2 can be consid-
ered as the reference to extract the additional mobility term associated with the proximity of the 
high−k dielectric. This will be discussed in Chapter 6.1.4.3. In next section, we will investigate 
the transport properties evolution with temperature and gate length. 
 
6.1.3.2 Influence of temperature and gate length variations 
 In the general temperature−dependent transport analysis, the transport properties are 
considered to be governed by phonon−like behavior above threshold voltage when mobility is 
inversely proportional with temperature, while Coulomb−limited mobility is proportional to 
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temperature and inversion charge density when Coulomb scattering is unscreened [16]. As the 
devices have high density of neutral defects, these temperature dependencies are hard to be rec-
ognized. On the other hand, channel−length dependent mobility degradation has found different 
explanations as fabrication technology evolved. For bulk or thick body SOI MOSFETs, which 
used a doped channel, with highly doped pocket implants around S/D regions, mobility degra-
dation was associated to an increase of Coulomb scattering because the apparent doping level in 
the channel was increasing as channel length decreased. [19] With present technologies, which 
are using undoped channels, the temperature signature of the additional scattering at short gate 
length is rather compatible with the presence of neutral defects associated to the fabrication 
process of S/D regions.  
 With the devices studied during this thesis, we obtained the following magnetore-
sistance mobility results. Fig. 6.4(a) and (b) show µMR with Rsd correction as function of Ninv for 
different gate lengths in GO2 device at 100K and 300K, respectively. At 300K, the Coulomb 
scattering below threshold voltage increases in shorter channel devices. Above threshold volt-
age, we can observe typical phonon and SR behaviors which are almost independent with 
channel length. However, at 100K, we can clearly identify the unscreened Coulomb scattering 
at low charge density regime where the mobility reaches a plateau versus Ninv. In addition, the 
screened Coulomb scattering behavior is obviously shown above threshold voltage, where µ MR 
increases as Ninv increases. Both unscreened and screened effects do not depend strongly with 
the gate length and they are almost negligible at 300K. 
 It is worth noting that µMR generally increases as temperature decreases due to the 
phonon freezing. However, for ultra−scaled devices such as Lmask=30nm, the µMR does not sig-
nificantly depend on temperature anymore as shown in Fig 6.4(c) and (d), which is fully con-
sistent with our previous analysis of low field mobility (ȝ0) at low temperature range [8]. This 
feature can be attributed to the defects scattering induced by source/drain engineering [λ−10]. It 
should be noted that Fig. 6.4(d) clearly shows a huge difference between ȝ0 and ȝMR for GO1 
long channel devices at 100K, which is no longer observed at room temperature or/and for short 
channel devices. Further analysis about the origin of these differences will be discussed in 
Chapter 6.1.3.4. 
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Figure 6.4 µMR as function of carrier density for different gate mask length (indicated by different 
color and symbol): a) for GO2 at 100K, b) for GO2 at 300K, c) for GO1 at 100K, d) for GO1 at 
γ00K. Extrapolated ȝ0 is described in c) and d). The approximate inversion charge densities at VT are 
indicated by arrows. 
 As seen in Fig. 6.4, the value of µMR in GO1 devices is always lower than that of GO2 
case even though µMR shapes with Ninv do not show remarkable differences between GO1 and 
GO2 devices of similar channel length, regardless of temperature. In the next section, we will 
focus on the scattering processes induced by the high−k/metal gate stack. In order to confirm 
their nature and find their location, we studied MR transport properties with the interface cou-
pling conditions for the first time. 
 
6.1.3.3 Additional mobility induced by high−k layer 
 In a previous work, we have confirmed that the transport characteristics of GO2 de-
vices were similar to universal mobility behaviour because of  good electrical quality of both 
front and back interface, mainly controlled by pure SiO2 oxide, while the high−k material of 
GO1 introduced additional scattering mechanism as compared to GO2 [8]. So as to understand 
the origin of transport properties with varying Ninv, we exploited the Matthiessen’s approach 
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which can estimate the additional mobility (µadd) contribution in GO1 using [16], 
_ 1 _ 2
1 1 1
( ) ( ) ( )add inv MR GO inv MR GO invN N N     (6.5) 
Fig. 6.5 shows µadd as function of Ninv in GO1 and GO2 devices at two temperatures. This as-
sessment was performed using devices with as close as possible values of gate length, here 
LG=120nm for GO1 and 150nm for GO2. 
 
 As seen in Fig. 6.5, µadd evolution with Ninv is totally different at 100K and 300K. In-
deed, µadd at 100K follows the Ninv+1 trend which is a characteristic of screened Coulomb scat-
tering over a very large carrier density range. On the other hand, µ add at 300K is governed by 
the phonon limited mobility which dominates across a wide range of carrier density and has 
Ninv0.3 dependence. This feature has strong relation with the surface soft polar optical phonon 
scattering [11, 14]. In these previous works, this kind of “remote” phonon scattering related 
with high−k dielectric has been recognized by similar carrier density dependence and also was 
quantified for the mobility degradation by comparing to the universal mobility behavior at 
room temperature. In our case, the scattering mechanism caused by high−k/metal gate stack can 
be mainly represented by remote Coulomb scattering (RCS) and surface optical phonon (SOP). 
These kinds of scattering are usually due to the front gate interface between high−k layer and 
body in FDSOI devices. Indeed, the devices with GO1 have higher interface trap density than 
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Figure 6.5 Additional mobility µMR_add in GO1 device (LG = 120nm) compared to GO2 
(LG = 150nm) as function of carrier density for both temperature 100K and 300K, respectively. The 
Ninv+1 and Ninv0.3trend are also indicated. 
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GO2 case and have big discontinuity between static and optical permittivity. So, according to 
Fig. 6.5, RCS and SOP are likely the dominant scattering mechanisms at 100K and 300K, re-
spectively. 
 
 It is already known that the main centers of additional scattering are located at front 
side, which means that RCS and SOP associated to the high−k front interface could be attenuat-
ed due to increased distance, if the channel carrier centroid can be vertically tuned far from the 
front side and towards the back side Si/SiO2 interface which shows better electrical interface 
quality. This forecast has been convincingly proved by the interface coupling analysis of effec-
tive mobility [9]. Moreover, the µMR characterization in interface coupling configuration is 
demonstrated for the first time to our knowledge. Fig. 6.6 shows the results of GO1 device 
(LG=120nm) at two temperatures, where a combination of front−gate (Vgs) and back−gate bias-
es (Vb) was used to tune the position of the channel centroid [9]. For forward Vb and Vgs corre-
sponding to the maximum mobility, we can clearly see that the mobility is enhanced by positive 
back bias as the carrier centroid is getting closer to the back side. Therefore, it is likely that 
RCS and SOP weakening (at 100K and 300K, respectively) is partly responsible for the mobili-
ty improvement, where the optimized bias value was 6V regardless of temperature. It is also 
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Figure 6.6 Extracted ȝMR with Vgs and carrier density Ninv for Vb varies from −κ to κV by steps of 
2V (indicated by arrow) for GO1 device with LG 120nm. a), c) at 100K and b), d) at 300K 
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worth noting that the overall reduction of effective electric field across the silicon channel for a 
given carrier density leads to a decrease of the SR scattering contribution [17]. 
 
6.1.3.4 Mobility degradation factor 
 In this section, we discuss the comparison between µMR and µ0 variation with gate 
length by using the concept of mobility degradation factor [12]. This approach allows us to em-
pirically characterize mobility degradation in ultra−short channel. It consists of decomposition 
on the extracted mobility into a long channel component (ȝlong), which is independent of gate 
length, and a short channel one which could be fitted by a linear function of gate length. It has 
been suggested to introduce a parameter α, namely a mobility degradation factor, defined as 
follows [12]: 
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where α can be considered as a figure of merit that quantifies the amount of mobility degrada-
tion at short gate length featured by a given technology. However, it should be noted that α can-
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Figure 6.7 Low field mobility µ0 and µMR as function of effective gate length at 100K and 300K, 
respectively. Points: Experimental data. Lines: fitting function using the mobility degradation factor 
model. (ȝMR_VT and ȝMR_Ninv are ȝMR at VT and Ninv≈4×1012cm-2) 
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not be lower than its minimum value given by the ballistic limit. Several models exist to calcu-
late this limit. Their results are different but the order of magnitudes is similar. We used 
αbal=2kBT/(q∙vinj), where vinj is the injection velocity at source (vinj=1.2×107 /7×106cm/s and 
αbal=0.04/0.025nm.V.s.cm−2 for electron at 300K / 100K without degeneracy consideration [10, 
12]. In addition, LC (=α∙ȝlong) corresponds to the critical length where the mobility decreases 
with factor of β as compared with ȝlong. 
 Fig. 6.7 depicts the effective gate length dependence of µ0 and µMR at 100K and 300K 
in GO1 devices. At first, we used Y−function method (=Id/gm0.5) in order to evaluate µ0 which is 
defined as the extrapolation of effective mobility (µ eff) at zero gate−overdrive [13]. For proper 
comparative study, µMR was extracted for each device both at VT (ȝMR−VT) and for a given value 
of the inversion charge, Ninv≈4×1012cm−2, (ȝMR_Ninv). Also these transport behaviors were repro-
duced by fitting function of Eq. 6.6. It can be seen that µ0 and µMR are comparable in the whole 
range of gate lengths at 300K, while there is a huge discrepancy at 100K (cf. Fig. 6.4(d)), espe-
cially for long channels, where the neutral defect influence is not significant [8], and un-
screened remote Coulomb scattering is actually predominant in this low carrier density regime 
(around 1011 cm−2). There could be two possibilities for origins of the differences; i) in the liter-
ature, the difference between the effective and MR mobility has been theoretically studied by 
the 2 dimensional transport analyses within the Kubo−Greenwood formalism [5]. The calcula-
tion is based on the power−law exponent of the mobility on kinetic energy dependence 
µ(İ)  İn (kinetic−energy dispersion relations). If the transport is governed by RCS, n is equal 
to 1.5, so that the discrepancy between µ eff and µMR is more important than for other kind of 
scattering mechanisms, especially near VT (i.e. µ0≈µeff (Vgs=VT)), since it could exceed more 
than 80% with n=1.5 [15]. For neutral defect scattering, the power−law exponent for µ(İ) is 
zero, so that µeff ≈ µMR [15]. Since, for small gate lengths, µ0 is close to µMR, it confirms that the 
relevant scattering mechanisms in the short channel devices is due to neutral defects, which is 
consistent with our previous analysis based on the µ0 temperature dependence [8]. ii) Especially 
the huge discrepancy was found in the low temperature and long channel devices. As mention 
earlier, MR mobility method can capture transport properties of low inversion regime in terms 
of the device operation, which is not available with conventional method, such as Y−function 
method. It is worth indicating that ȝ0 is extracted by extrapolation from the strong regime. So, it 
cannot account unscreened RCS as shown in Fig. 6.4(d). τtherwise, the ȝ0 and ȝMR are compa-
rable to each other at room temperature. 
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 Fig. 6.8(a) summarizes the experimental degradation factor and theoretical value in the 
ballistic limit at both temperatures [10]. We cannot present α for ȝMR_VT at 100K since the un-
certainty of ȝMR near threshold voltage in short channel devices is too big for a reliable extrac-
tion of µMR. In Fig. 6.8(a), we confirmed that the transport properties of our devices are far 
from ballistic limit based on extracted α value in different condition even though gate length is 
ultimately scaled−down. Moreover, even though ȝlong depending on mobility extraction condi-
tion is different, α value for this technology is almost constant around 0.1β  ±  0.05 nm.cm−2.V.s, 
regardless of temperature. This uncertainty might become from fitting errors. The mobility per-
formance of such short channel devices can be estimated by the mobility degradation factor. In 
Fig. 6.8(b) are shown the associated values, the critical length LC (=α. ȝlong). At first, it can be 
noted that the LC from ȝ0 at low temperature is significantly longer than those obtained with 
other conditions. This is related to the fact that, as indicated in Fig 4(d), ȝ0 in long channel de-
vices is largely overestimated at 100K. Therefore, LC can be strongly exaggerated for similar α. 
0
20
40
60
80
µMR_Ninv µ0 µMR_Vt µMR_Ninv µ0
L C
(n
m)
[8] LC @ 300K
0
0.05
0.1
0.15
0.2
0.25
µMR_Ninv µ0 µMR_Vt µMR_Ninv µ0
α (
nm
.cm
-
2 .
V.
s)
Ballistic value  @ 300KBallistic value @ 100K
100K 300Ka)
b)
 
Figure 6.8 Comparative benchmarking of a) mobility degradation factor and b) critical length esti-
mated from µMR and µ0 approach for 100K and 300K, respectively. Theoretical values of mobility 
degradation in ballistic transport limits are also indicated [12]. 
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The LC value at room temperature is around 35 ± 5nm which is in good agreement with our 
previous finding [8].  
 In that paper, we experimentally confirmed that neutral defect scattering becomes pre-
dominant for gate length below LC as compared to that of phonon. As well as considering the 
temperature dependence, phonon−limited mobility increases with a temperature reduction, 
which leads an increase of LC. This feature is also well observed in this analysis where LC at 
100k is slightly longer than that of 300K as seen in Fig. 6.8(b). Therefore, this means that mo-
bility characterization at 300K only could be sufficient to obtain a reliable estimation of the 
critical length LC with the mobility degradation factor. 
 
6.1.4 Conclusions 
 In this chapter, we have presented an extensive study of advanced UTBB FD−SOI 
devices using magnetoresistance measurements in interface coupling conditions. At first, we 
found that the gate stack process could influence series resistance. For the advanced devices 
with high−k / metal gate stack from this technology, series resistance correction in µMR was ac-
tually not significant at room temperature. Then, from the analysis of transport mechanisms, we 
found a nearly Coulomb scattering−free behavior in sub−threshold regime for long channel de-
vice at 300K. This behavior is hard to demonstrate using conventional mobility approach, such 
as low field mobility and effective mobility, because they lose their accuracy or their validity 
below threshold. The additional scattering mechanisms associated with the high−k/metal gate 
stack were visible, leading to mobility limitation by RCS or SOP depending on temperature. A 
bias−induced mobility improvement could be obtained by tuning channel position away from 
the scattering centers of top interface using the back biasing effect. Finally, it was found that the 
mobility degradation factor in a given technology does not exhibits big deviation regardless 
temperature and extraction method. However, critical length can be overestimated by using low 
field mobility at low temperature due to a lack of ability of Y−function method to capture un-
screened RCS. 
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6.2 Experimental and theoretical investigation of magnetoresistance 
from linear to saturation regime in 14−nm FD−SOI MOS devices 
6.2.1 Introduction 
 Ultra−thin body and BOX (UTBB) fully depleted silicon−on−insulator (FD−SOI) 
MOSFETs are good candidates for adoption in sub−20nm CMOS technology nodes thanks to 
their interesting potentialities such as superior electrostatic integrity, low variability, hybrid 
channel and bias−engineered multi−VT strategies, and performance enhancement [2,20]. Re-
cently, their scalability has been convincingly demonstrated at both device and circuit level, 
with a low variability suitable for low power specification [1]. In this context, electrical charac-
terization methods and parameter extraction methodologies must be improved to enable the 
accurate extraction of transport properties from the linear operation to the saturation regime, 
which actually governs ON current state in real circuit operation.  
 The mobility concept is no longer meaningful in the saturation regime, due to 
non−stationary or ballistic effects [21]. Carrier velocity is then a more relevant parameter. The 
conventional method of velocity extraction is straightforward since we just need to know the 
ratio of drain current to inversion charge. However, accurate evaluation of the inversion charge 
is becoming very challenging when the devices are highly scaled−down and are operating at 
high drain voltage [22]. In this case, the saturation threshold voltage determination is not relia-
ble due to difficult account of drain induced barrier lowering (DIBL) [23]. Recently, 
gate−to−channel capacitance extraction has been achieved using S−parameters measurements 
at high frequency, up to 10GHz, in order to properly evaluate inversion charge in the high Vd 
regime, allowing direct carrier velocity extraction in deca−nanometer MOS transistors [24]. 
Nevertheless, even then, an assumption about effective channel length is still mandatory for 
inversion charge evaluation and, in turn, for velocity extraction. 
 This chapter reports the first demonstration about the feasibility of geometric magne-
toresistance (MR) measurements in the whole range of operation of UTBB FDSOI devices 
from 14nm−node technology, from linear regime to saturation. It allows an accurate mobility 
extraction without any need for precise information on the exact physical dimensions and sur-
face carrier density of the devices. A first attempt has already been performed in bulk technolo-
gy [4], but with no drain current modeling aspects and no consideration of carrier saturation 
velocity effect. With this work, we developed a new calibrated physical compact model of drain 
current, which includes magneto−transport phenomenon, and allows physical interpretation of 
MR mobility and subsequent extraction of carrier saturation velocity. 
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6.2.2 Experiment details 
 The devices under study were UTBB FD−SτI ετSFETs provided by ST εicroelec-
tronics (14nm−node technology). The description of DUT was explained in Chapter 1.4 and the 
detail information can be found elsewhere [Ref]. We analyzed magnetoresistance mobility 
(µMR) variation for different gate length values and gate stack options (GO1 and GO2), in the 
whole range of operation from linear regime to saturation. These analyses can be enriched by 
the influence of temperature. The explored range of channel length (L) values was selected ac-
cordingly, in order to fulfill the geometrical MR requirement [5]. Device fabrication details 
could be found in the references [2,20,28]. Magneto−transport measurements were carried out 
using superconducting coils which allowed magnetic field variation between 0T and 11T. 
Measurements were performed in a cryostat filled by helium where the temperature of the sam-
ple could be controlled. The I−V measurements were carried out using an HP4156b semicon-
ductor analyzer. 
 Once µMR mobility is extracted in linear regime (i.e. at low drain voltage) by using Eq. 
6.1, the inversion charge is calculated in first approximation from the drain current by assuming 
that the effective mobility µ eff is close to µMR [5]. However, analysis of the saturation regime 
requires new developments which are detailed as follows. 
 
6.2.3 Physical compact model of high field transport with magnetoresistance effect 
In this section, we develop a physical compact model which allows us to calculate the cur-
rent−voltage characteristics in the drift–diffusion regime under high electric and magnetic field. 
Within the gradual channel approximation [30], the drain current at any longitudinal position 
(y−position) along the channel is given by: 
      1 /n eff cd eff y satQ y dU yI y W E y v dy     (6.7) 
where Qn(y) is the inversion charge density, ȝeff is the effective mobility in linear regime where 
the mobility only depends on the transverse electric field (Ex) or inversion charge (Qn), Uc is the 
quasi Fermi level shift between source and drain (i.e. Uc at y=0 is zero and Uc at y=L is drain 
voltage (Vd)), vsat is the saturation carrier velocity, Ey(y)=dφs(y) /dy is the longitudinal field and 
φs is the surface potential along the channel. The integration of Eq. 6.7 from 0 to L in 
y−direction after change of variable (y→ Uc) yields: 
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where the factor R=dφs/dUc. In the gradual channel approximation, R is related to inversion 
capacitance and gate oxide capacitance as [31]: 
    ,, ,inv g cSg c c inv g c oxC V UdR V U dU C V U C    (6.9) 
In particular, in the sub−threshold regime, R is close to zero and there is no vsat effect as the 
longitudinal field is nearly zero in the channel at high Vd, whereas in strong inversion, R ≈ 1, so 
that the vsat effect is fully activated. 
 For the inversion charge in Eq. 6.8, we used an explicit analytical model as function of 
gate voltage and channel potential, based on the δambert W−function [γβ]μ 
 , exp / /g TB cn g c ox B BV Vk T UQ V U C Lwq k T q p k T q            (6.10) 
where the factor p could refine the Uc effect in order to reproduce the experimental data. Here, 
we used 1.2 instead of unity. We used the experimental threshold voltage which contains the 
work−function difference, fixed oxide charges and interface states contribution. The shift due to 
drain induced barrier lowering (DIBL) was taken into account by using the effective gate volt-
age Vgeff defined as: 
eff
g g dV V V    (6.11) 
where Ȝ is the DIBL coefficient. Moreover, for the magneto−transport, we used the 
Drude−Boltzmann approach [5]. We suppose that the magnetic field does not change the 
threshold voltage. For the calculation of ID (Vg,Vd,B) under magnetic field, we replace ȝeff of 
Eq. 6.8 by: 
   21 effeff effB B    (6.12) 
in order to account for the MR effect. The apparent µMR for the whole device can then be 
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obtained from simulated results as: 
      , , 0 , ,1, , ,d g d d g dMR g d d g dI V V B I V V BV V B I V V B   (6.13). 
 
6.2.4 Results and discussions 
6.2.4.1 µMR extraction procedure 
 
 Fig. 6.9(a) shows the influence of magnetic field B (varied from 0T to 11T) on the 
output characteristics, i.e. drain current variation with Vd from linear regime to saturation, in 
strong inversion (Vg=0.9V), for the GO1 devices, at 300K. We can observe the MR behavior in 
the whole range of drain voltages, especially in saturation. As shown in Fig. 6.9(b), the relative 
drain current variation is proportional to B2 in the whole range of drain voltage, with excellent 
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Figure 6.9 a) Output character-
istic (Id-Vd) at strong inversion 
regime (Vg = 0.9V) for differ-
ent magnetic fields B from 0T 
to 11T at 300 K for GO1 device 
(W=1ȝm, δ=0.γȝm). b) Rela-
tive drain current variation 
(ΔId/IdB) vs. B2 from linear (Vd 
= 0.02V) to saturation regime 
(Vd = 0.7V). 
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linearity. Interestingly, this feature means that an apparent MR mobility can be directly extract-
ed from linear regime to saturation without any assumption on dimensions [4]. 
 
6.2.4.2 Modeling of I−V and μMR in all operation regimes 
 In this section, we assess the ability of our compact model for drain current and µ MR 
modeling in all operation regimes of gate and drain voltages. In order to avoid any fitting of the 
low field mobility, we first extract ȝMR in the linear regime, at Vd=0.02V, for various gate volt-
ages, enabling the effective ȝeff≈ȝMR to be known vs inversion charge for each gate length. This 
empirical law µeff (Qn) is then used in the model of Eq. 6.8 for further drain current and µMR 
calculations in all other operation regimes from linear to saturation. 
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Figure 6.10 Output characteris-
tics (Id-Vd) for different Vg at 
300K without B. Lines: compact 
model (vsat is set to 107 cm/s and 
2×107, respectively). Points: ex-
perimental data. a) For GO2 de-
vices, Lmask=50nm. b) For GO1 
devices, Lmask=30nm. Dotted 
lines: the SCE is ignored. Solid 
lines: SCE is taken into account 
with Ȝ=0.7. The threshold voltag-
es VT in linear regime are also 
indicated. 
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 Fig. 6.10 shows the output characteristics ID−Vd with different Vg at 300K, for devices 
of GO2 (Lmask=150nm) and GO1 (Lmask=30nm). As can be observed from Fig. 6.10, a good 
agreement between experiment and compact model of Eq. 6.8 is obtained. For the long channel 
devices (cf. Fig. 6.10(a)), the short channel effect (SCE), effective length and saturation veloci-
ty effects could be neglected overall. In other words, Vgeff=Vg and L=Lmask. However, in the 
short channel case (cf. Fig. 6.10(b)), these effects had to be taken into account. Good agreement 
between experimental results and compact modelling was obtained with a DIBL factor Ȝ in Eq. 
6.11 equal to 0.7 and an effective channel length L=Lmask−Δδ where Δδ=15nm, which is con-
sistent with Leff extraction from split CV measurements [8]. The fitting value of carrier satura-
tion velocity is around vsat≈2×107cm/s, which is larger than in bulk case or in longer devices, 
consistently with the possible contribution of non−stationary transport. 
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 As shown in Fig. 6.11, quite acceptable agreement can be obtained for µMR between 
experimental data and compact model in both gate and drain voltage range. It is worth noting 
that, for very long channel devices (cf. Fig. 6.11(a)), µMR is almost independent of Vd, which 
Figure 6.11 µMR as function of Vg for 
different Vd (different color) at 300K. 
Points: experimental data; Dotted line: 
compact model. GO2: a) and b) while 
GO1: c). The Lmask are also indicated. 
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means that the longitudinal field Ey is too small to significantly influence effective mobility. 
Thus, in this case, mobility attenuation by the longitudinal electric field can be ignored for 
drain current calculation. However, as the gate length gets shorter, the longitudinal field in the 
channel increases. Then, as can be seen in Fig. 6.11(b), the MR mobility becomes drain voltage 
dependent above threshold. This means that the saturation velocity effect now starts to play a 
significant role in Eqs. 6.7 and 6.8, and cannot be neglected in drain current and MR mobility 
evaluation. Moreover, for highly scaled device, the effective length is downscaled to 15nm, 
which could intuitively lead to a stronger Vd effect. So, in order to make a proper comparison 
of Vd effect between long and short devices, it is better to normalize the mobility variation with 
Vd for a given gate voltage, using (ȝlinear−ȝsaturation)/ȝlinear. As can be seen, there is up to 38% and 
50% mobility reduction for these devices with Lmask=150nm and Lmask=30nm, respectively. It is 
worth noting that the longitudinal electrical field (Vd/Leff) for ultra−scaled devices is 10 times 
stronger in the shortest devices, which means that the mobility degradation induced by such 
longitudinal field could be expected to be larger. However, this effect is attenuated because the 
low field mobility in 30nm GO1 devices (effective length is 15nm) is much smaller than in 
150nm GO2 ones. This mobility degradation at short channel lengths in GO1 devices has been 
attributed to enhanced process−induced neutral defect scattering due to source/drain proximity 
[8,9,25,27]. 
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Figure 6.12 1/ȝMR2as function of Vd. Eq. 6.13 is assessed by experimental data and compact model. 
For GO2 device (right scale), mask length Lmask = 150nm. For GO1 device (left scale), Lmask = 35nm. 
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6.2.4.3 Carrier velocity extraction 
 In the previous sections, we focused on the transport behavior from linear regime to 
saturation by modeling the apparent MR mobility µMR, versus Vg for various Vd, and the carrier 
velocity was used as a fitting parameter. Here, we suggest a simple µMR−Vd relationship, in the 
strong inversion regime where Vd effect is maximized. To this end and for the sake of simplicity, 
we consider that, in Eq. 6.8, mobility is a constant, µ eff=µ0, and we evaluate the drain current in 
strong inversion. This yields after integration of Eq. 6.8 for ID in the presence of a magnetic 
field: 
   2 20
0
( , ) . .
.2 1
.
B ox
d g d g T g T d
B d
sat
CWI V V V V V V VVL
Lv
           (6.14) 
where µ0B=µ0/(1+µ02B2). So, by using Eq. 6.1, the apparent MR mobility µMR can be obtained 
as: 
  _
_1
MR Lin
MR d
d MR Lin
eff sat
V
V
L v
     (6.15) 
Therefore, by plotting the variation of 1/ȝMR2 as function of Vd, a straight line should be ob-
tained with the slope giving information about the carrier saturation velocity. As shown in Fig. 
6.12, this behavior is well verified experimentally for Vd>0.1V. Moreover, both the analytical 
model of Eq. 6.15 and the compact model of Eqs. 6.κ−1γ) are providing good fit to experi-
mental data. This has been achieved by properly adjusting the carrier saturation velocity to 
vsat=107cm/s and vsat=1.4x107cm/s, respectively for GO2 and GO1 devices, provided the use of 
proper effective channel lengths. These values are consistent with those used to fit the Id−Vd 
curves of Fig. 6.10, emphasizing the reliability of this carrier saturation velocity extraction 
method. Fig. 6.13 summarizes all the carrier saturation velocities values which were extracted 
using this method and plots them as a function of the µMR value extracted in linear regime, for 
GO1 and GO2 devices of different gate lengths. 
 For GO2 devices, which have good interface quality, the gate mask lengths are 250nm, 
200nm and 150nm. So, the extracted carrier saturation velocity is very close to the saturation 
velocity in bulk case. Using mask length and effective length does not change these results. 
Same behavior could also be observed in GO1 devices (300 nm and 120 nm). But for short 
channel devices, we can clearly see the velocity overshoot effect due to non−equilibrium 
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transport, resulting in an increase of the saturation velocity as the gate length is reduced, espe-
cially when using effective gate lengths [35−37]. 
 
6.2.4.4 Comparative analysis of carrier velocity 
 
 The carrier velocity values extracted by using this new procedure were benchmarked 
with other results. Before doing so, we will first recall existing methods for carrier velocity ex-
traction. The conventional method is based on saturation drain current expressed at source end 
as [38]: 
 /sat dsat ox g Tsatv I W C V V     (6.16) 
where VTsat is the saturation threshold voltage. VTsat can be directly extracted in saturation or 
deduced from linear VTlin as VTsat=VTlin+DIBδ∙Vd, the DIBL being extracted in subthreshold 
regime. Another method consists in using the Y−function, Y=Id/√gm, extended to the high Vd 
regime. The saturation velocity could then be obtained from the plot of low charge apparent 
mobility versus Vd [39]. High frequency (HF) Cgc measurements have also been used to calcu-
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Figure 6.13 Extracted average carrier velocity as function of µMR in linear regime at 300K for Vg = 
1V in GO1 (closed) and GO2 (open) devices. The results using the effective gate length and mask 
length are indicated. The gate length is decreased as decreasing of µMR in linear regime. In addition, 
the corrected thermal velocity by degeneracy factor and saturation velocity in bulk semiconductor at 
300K are also indicated [33, 34]. 
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late the inversion charge as a function of Vd and, in turn, to directly evaluate the carrier velocity 
from Idsat/(W∙Qinv) [22, 24]. Finally, the concept of apparent mobility was employed to obtain 
the limiting velocity in saturation, which is obtained from the plot of the gate length normalized 
difference between mobility in linear regime and apparent mobility in saturation, as a function 
of gate overdrive [34]. 
 
 For the sake of comparison, we have extracted the carrier velocity of device GO1 at 
300K in strong inversion using MR, Y−function and conventional method and we have also 
compared our results to previously published data [24, 34, 37, 38] obtained under similar opera-
tion conditions in Bulk MOSFET technologies (see Fig. 6.14). First, we note that the extracted 
velocities are increasing as the gate length is reduced, regardless of the extraction method. 
However, the conventional method reaches a strongly underestimated limit at small device 
length, compared to the bulk limit. In contrast, Y−function and MR results show similar trend 
with a clear velocity increase for short channel devices, but with larger values for MR. This 
velocity increase at small gate length is expected and has been interpreted as a velocity over-
shoot effect due to non−stationary transport [34−38]. The comparison of MR velocity data to 
other published results from HF Cgc measurement [24] and limiting velocity extraction [24] 
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Figure 6.14 Extracted carrier velocity at 300K in strong inversion from MR, Y and Conventional 
method as a function of effective gate length. Other results published for Bulk MOSFET technolo-
gies in [24] using HF Cgc method, [33] using limiting velocity, [37] and [38] using the drift velocity 
fitting parameter and saturated transconductance within resistive gated MOS approximation are also 
plotted for comparison, for similar operation point. 
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shows similar trends, with values exceeding bulk saturation velocity for the shortest devices. It 
should be noted that the large vsat value obtained for the shortest device could be due to the un-
derestimation of the effective channel length. However, our results underline the global con-
sistency of MR based saturation velocity extraction in ultra−short MOS transistors, offering 
alternative and complementary means compared to other techniques. 
 
6.2.5 Conclusions 
 In this chapter, we have demonstrated for the first time the feasibility of geometric MR 
extraction in the whole range of operation (from linear to saturation regime and also from sub-
threshold regime to strong inversion regime) of advanced FDSOI devices from 14nm−node 
technology. A physical compact model of high field transport was proposed, which, by using 
field−dependent mobility approach and magnetic field dependence, was capable of reproducing 
experimental µMR in this whole range of operation regimes. The extracted values of saturation 
velocity were showing physically meaningful trends and were comparing well with other meth-
ods and published data, which emphasizes the reliability of our new methodology of carrier 
velocity extraction. The high field transport properties were well interpreted by both saturation 
velocity and overshoot effects due to non−stationary transport in highly scaled devices. MR 
characterization technique and our theoretical methodologies demonstrated their advantages 
and potentialities for future ultimately scaled devices with specific supply voltage requirement. 
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Chapter 7 
 
 
 
Low−frequency noise characteriza-
tion of 14nm−node FD−SOI CMOS 
transistors 
 
7.1 Introduction 
The LF noise is one of the most important indicators related with the electronic devices 
in terms of interfacial quality and reliability [1−8]. And, the characterization of LF noise does 
not require the devices destruction unlike other methods such as the transmission electron mi-
croscopy. As the CMOS technology has progressed scaling−down, the thickness of gate dielec-
tric has decreased [2]. Thus, the evaluation of interface quality is essential for the proper opera-
tion of analog and digital circuits with nano−scaled CMOS technologies [9,10]. In MOSFET, 
the LF noise behavior typically shows 1/f or flicker noise which could be interpreted with either 
the Hooge mobility fluctuation model or the carrier number fluctuation (CNF) with/without 
correlated mobility fluctuation (CMF) model [1,6,11,12]. The former is explained with phonon 
scattering and the latter is originated by trapping and de−trapping near interface between the 
channel and the gate dielectric layer. 
In this chapter, we characterized the LF noise properties of the 14nm−node fully de-
pleted silicon−on−insulator (FD−SOI) CMOS transistors. Ultra−thin body and BOX (UTBB) 
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FD−SOI devices have a lot of interest as the promising candidates for future CMOS technology 
nodes due to excellent electrostatic integrity, high performance and low variability [13]. In ad-
dition, the multi−VT strategies with a wide range of the voltage bias can be useful for UTBB 
architecture with static and dynamic back plane (BP) biasing engineering [14]. The aim of this 
chapter is to investigate LF noise characteristics of various FD−SOI devices depending on type 
of devices (NMOS and PMOS), channel length and Ge content, especially for SiGe channel. In 
addition, we revealed that the CNF with CMF model is well explained 1/f noise behavior of 
advanced FD−SOI devices in not only linear operation regime to saturation regime [4,5]. 
 
7.2 Experiment details 
 The devices under study were UTBB FD−SτI ετSFETs provided by ST εicroelec-
tronics (14nm−node technology). The description of DUT was explained in Chapter 1.4 and the 
detail information can be found elsewhere [15,16]. The Δδ (=δM−Leff) were found around 15nm, 
which were extracted by extrapolation to zero channel length [17,18]. For the appropriate com-
parative study, we selected the devices with common width (W=1ȝm) and different channel 
length (LM=1ȝm, 1β0nm and γ0nm). The I−V and noise measurements were carried out using 
HP4156b and Programmable Pint−Probe Noise Measuring System (3PNMS) with elite 300 
probe station [19]. The noise measurement bandwidth is from 10Hz to 10kHz. 
 
7.3 Results and Discussions 
7.3.1 Noise characterization in the linear regime 
 The noise measurement was carried out for various devices from 10Hz to 10kHz, 
where drain voltage (Vd) was 20mV in linear regime and gate voltage (Vg) varied from weak 
inversion to strong inversion regime. As shown in Fig. 7.1, normalized drain current power 
spectral density (PSD) with different Vg shows 1/f dependence regardless of device type, chan-
nel length and Ge content. This LF noise behavior can be accounted by two models. One is 
Hooge mobility fluctuation model which is related with phonon scattering [1,6,11]. The other 
one is carrier number fluctuation (CNF) model with correlated mobility fluctuation (CMF) 
[1,6,12]. It is originated from charge trapping and de−trapping at interfacial layer between 
channel and oxide, which is equivalent with fluctuation of flat band voltage (Vfb) [1,6,12]. In 
addition, the carrier transport properties can be influenced by oxide charges. The drain current 
PSD of this model can be expressed by: 
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Figure 7.1 The drain current power spectral density for (a) PMOS (Ge 10%) with L=1ȝm, (b) 
NMOS with L=1ȝm, (c) PMOS (Ge 15%) with L=120nm, (d) PMOS (Ge 13%) with L=120nm, (d) 
PMOS (Ge 10%) with L=30nm and (f) PMOS (Ge 20%) with L=30nm as a function of frequency. 
(All devices with W=1ȝm) 
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 (7.1) 
where Svfb is flat band voltage PSD. The Svfb and Ω are definedμ 
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2
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t
Vfb
OX
q kT NS
WLC f
  (7.2) 
sc eff oxC   (7.3) 
where kT is the thermal energy, Ȝ is the tunneling attenuation distance (~0.1nm in SiO2), Cox is 
the gate oxide capacitance per unit area, Nt is the trap density in the gate dielectrics αsc is the 
Coulomb scattering coefficient, and ȝeff is the effective carrier mobility. 
 In order to confirm which model is well matched with experimental results, we plotted 
how drain current PSD at 10Hz changes with drain current variation in Fig. 7.β (W=δ=1ȝm and 
PMOS with Ge 13%). It is clear that CNF with CMF model describes more appropriately as 
compared to CσF model (α=0). This behavior commonly appears conventionally other LF 
noise researches with FD−SOI devices [20–22]. So, we are focusing to this model for analyzing 
LF noise properties of our devices. 
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Figure 7.2 The drain current power spectral density at 10Hz as a function of drain current (symbol) 
and carrier number fluctuation with/without correlated mobility fluctuation models (lines). 
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 In the same manner, Fig. 7.3(a) denotes drain current PSD of all kinds of device with 
δ=1ȝm as a function of drain current. The normalized PSD level from all devices is somehow 
identical. We cannot found marked deviation among NMOS and PMOS with different Ge con-
tent. The shape of SId/Id2 and gm2/Id2 shows similar tendency with drain current in Fig. 7.3(a) 
and (b). It means that CNF with CMF model well explains LF noise behavior of FD−SOI tran-
sistors as considering Eq. 7.1. In order to extract electrical parameters such as Nt, input gate 
voltage spectral density (SVg= SId/gm2) was exploited,  
21 dVg Vfb
m
IS S
g
 ( )  (7.4), 
1 dVg Vfb
m
IS S
g
 ( )  (7.5). 
As shown in Fig. 7.3(c), Svg0.5 has linear relationship with Id/gm. So, Svfb and Ω can be extracted 
from the slope and intercept point of Eq. 7.5, which are consistent with fitting results of Eq. 7.1 
with experimental data of SId/Id2 versus Id in Fig. 7.γ(a). It is worth noting that Ω shows con-
stant from in weak inversion to strong inversion. In other words, αscȝeff product is constant for 
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Figure 7.3 (a) The drain current power 
spectral density at 10Hz as a function of 
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whole operation regime, which is consistent with [4]. However, each αsc and ȝeff cannot be uni-
form since ȝeff definitely varies with gate voltage due to surface roughness scattering [23]. 
 
 Fig. 7.4(a) and (c) display normalized PSD at 10Hz versus drain current for various 
devices with smaller channel lengths (L=120nm and L=30nm). As the long channel devices, the 
gm2/Id2 variation with drain current in Fig. 7.4(b) and (c) is similar with that of normalized PSD. 
Consequently, the fitting results with Eq. 7.1 can well reproduce the characteristics of LF noise. 
Thus, the CNF with CMF model is still validate regardless decrease of the channel length. The 
all extracted Nt and Ω by using Eqs. 7.1 and 7.5 are summarized in Figs. 7.5 and 7.6. When we 
take a look Fig. 7.5, Nt values indicate more or less constant (≈ 1~γ×1017 cm−3eV−1), which is 
not dependent with type of devices, channel length and Ge content. It manifests that the device 
fabrication process was properly controlled and the high quality of interfacial layer between 
channel and oxide layers was demonstrated with not only long channel devices, but also ul-
tra−scaled devices. Moreover, this quality was enhanced when we compare to the previous 
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Figure 7.4 The drain current power spectral density at 10Hz as a function of drain current (symbol) 
and carrier number fluctuation with correlated mobility fluctuation models (lines) for (a) L=120nm 
and (c) L=30nm. gm2/Id2 characteristics with Id variation for (b) L=120nm and (d) L=30nm. 
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technologies such as the 20nm CMOS bulk technology of STMicroelectronics [2] 
 
 
 The inset of Fig. 7.6 displays the extracted Ω values, which are affected by ȝeff of each 
device as known in Eq. 7.γ. Therefore, to compare Ω values is not relevant to investigate corre-
lated mobility fluctuation characteristics. Since the ȝeff∙αsc product is constant as mentioned 
above, we need to suggest a comparative number like corrected αsc (αsc’)μ 
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Figure 7.5 The extracted trap density (Nt) for different Ge concentrations and channel lengths. The 
Nt values from previous STεicroelectronics’ CMOS technologies are indicated with lines [2]. 
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Figure 7.6 The extracted corrected Coulomb scattering coefficient and (inset) Ω for different Ge 
concentrations and channel lengths.  
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sc eff
sc
o ox oC
    '  (7.6) 
where ȝ0 is low−field mobility from Y−function method [24]. As shown in Fig 6, the extracted 
αsc’ of σετS is less than that of PετS and αsc’ values of σετS and PετS are close to 
~104Vs/C and ~105Vs/C, respectively. These results are comparable with typical values with 
electron and hole in MOSFETs [25]. In addition, αsc’ is insensitive with decrease of channel 
length in common with Nt. 
 
7.3.2 Noise characterization from the linear to saturation regime 
 In this section, we measured LF noise from linear to saturation operational regime, 
from 100mV to 1V with 100mV step. Fig. 7.7(a) shows typical I−V characteristics of NMOS 
long channel device in these regimes and the measured LF noise data also reveals 1/f depend-
ency. From the input gate voltage PSD at 10Hz with Vd variation in Fig. 7.7(b), we can recog-
nize that the LF noise behavior follows CNF with CMF model since it was confirmed that SVg 
decreases with Vd before saturation when CMF prevails in strong inversion [5,26]. However, 
SVg from strong inversion regime is higher in small Vd and steeply reduces before saturation 
with accounting correlated mobility fluctuation, which has good agreement with Fig. 7.7(b).  
 Recently, Boutchacha and Ghibaudo developed CMF with CNF model in non−linear 
regime [5]:  
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 (7.7) 
where Qi is the inversion charge, ı is channel conductivity and Uc is the quasi−Fermi level shift 
along the channel. Base on Eq.7.7, Ioannidis et al. proved that Eq.7.1 can be applicable in 
non−linear regime. As shown in Fig. 7.8, Svg0.5 with different drain voltage for long channel 
NMOS and PMOS (20%) devices has linear relationship with Id/gm and we can find the clear 
linearity with Vg=1V. Moreover, the used model shows good agreement with experimental data. 
From the fitting with Eq. 7.1, we also extracted Nt values of these devices, which are 
~7×1017cm−3eV−1 and ~4×1017cm−3eV−1 for NMOS and PMOS, respectively. These values are 
comparable with the results from linear regime. 
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7.4 Conclusions 
 In this chapter, we demonstrated that the LF noise behavior in the whole range of op-
eration (from linear to saturation regime) of advanced FDSOI CMOS transistors from 
14nm−node technology follows the CNF with CMF model, which is dominated from carrier 
trapping and de−trapping motion near the interfacial region between body and oxide layers. The 
extracted Nt reveals that the devices fabrication process, especially related with the interfacial 
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Figure 7.7 (a) The output characteristics of NMOS devices (W=L=1ȝm) with different gate voltages 
and (b) the input gate voltage power spectral density as a function of drain voltage. 
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quality between channel and oxide layers, was well managed regardless type of devices, chan-
nel length and Ge content, as comparing previous technologies. Moreover, we confirmed that 
extracted αsc’ is insensitive with the geometric factor and comparable with typical value (~104 
and 105 Vs/C for NMOS and PMOS, respectively) 
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Chapter 8 
 
 
 
Conclusions 
 
In this thesis, we fully demonstrated the electrical and physical characterization of the 
14nm−node FD−SOI CMOS transistors by using the various device parameter extraction meth-
odologies such as C−V, I−V, magnetoresistance and low frequency noise and varying tempera-
ture. Chapter 1 briefly dealt with recent trend of CMOS technologies. We introduced different 
device structures for suppressing short channel effects, including FD−SOI devices. In addition, 
the device architecture of 14nm FD−SOI CMOS transistors was elucidated.  
In Chapter 2, the basic parameters and their extraction methods were discussed con-
taining the low field mobility, effective mobility, split CV and series resistance. Details of the 
geometrical magnetoresistance (MR) effects were also indicated as well. In addition, the physi-
cal backgrounds of MR mobility were reminded. Moreover, the low frequency noise models 
with different description, such as carrier trapping and de−trapping motion and lattice vibra-
tions or phonon scattering, were debated.  
In Chapter 3, we successfully demonstrated extensive split C−V characterization of 
14nm−node FD−SOI CMOS transistors with high−k and metal gate with interface coupling for 
ultra−thin BOX FDSOI devices. It enables parameter extraction from back plane to front gate 
in a reliable and fully consistent way. In addition, the Cgb analysis of FDSOI devices does pro-
vide complementary information on BP doping level (~1×1018/cm−3) and flat band voltage of 
BP, which is not available in Cgc mode. By using the well calibrated 1D simulation and the im-
proved coupling capacitance model, we also increased the reliability of the extracted parame-
ters. This new parameter extraction methodology can be very useful to directly assess full stack 
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information in UTBB FDSOI structures without destructive analysis. 
In Chapters 4 and 5, in−depth investigation under low temperature measurements 
(77K~300K) with interface coupling conditions were carried out for the electrical performances 
of highly scaled UTBB FD−SOI devices. From the comparative study between long channel 
devices with different high-k dielectric stacks, we found that additional mobility is governed by 
front−gate stack related scattering mechanisms, RCS or SOP playing the main role in different 
temperature ranges in NMOS devices. Back−bias induced mobility improvement could be both 
quantitatively and qualitatively analyzed by separating the back− and front−channel contribu-
tions. Mobility enhancement and VT shift of the PMOS long channel devices were clearly 
demonstrated by using technological splits with varying Ge content. By analyzing gate length 
dependence, for NMOS, we found an additional contribution which does not depend of 
front−gate oxide stack and is consistent with neutral defects scattering. We believe that these 
neutral defects could be originated from source/drain regions. Furthermore, below some critical 
gate length, the mobility enhancement by back−biasing is not effective in both NMOS and 
PMOS. Thus, this feature confirms the prevailing role of channel defects in mobility degrada-
tion for ultra−scaled devices. Besides, in PMOS, the defect centers show surface−like behavior 
(more sensitive to carrier centroid modulation biased by Vb). In addition, we proved that defects 
density could be denser close to front interface and with higher Ge% content. 
 In Chapter 6, we have presented an extensive study of advanced UTBB FD−SOI de-
vices using magnetoresistance measurements with interface coupling condition. At first, we 
found that the gate stack process could impact on series resistance. Then, from the transport 
investigation, a nearly Coulomb scattering−free behavior in sub−threshold regime for long 
channel device at 300K was observed. This feature is reliable since MR is trustful even below 
threshold voltage. The additional scattering mechanisms associated with the high−k/metal gate 
stack were visible and consistent with results with the effective mobility analyzes. A bi-
as−induced mobility improvement was demonstrated by tuning channel position. Finally, it was 
found that the mobility degradation factor in a given technology does not exhibits huge discrep-
ancy regardless temperature and extraction method. 
 Furthermore, we have experimentally and theoretically demonstrated geometric MR 
extraction in the whole range of operation (from linear to saturation regime and also from sub-
threshold regime to strong inversion regime) of advanced FDSOI device. In a proposed physi-
cal compact model with high field transport, it was capable of reproducing experimental µMR in 
this whole range of operation regimes by using field−dependent mobility approach and magnet-
ic field dependence. We found the reliability of our new methodology of carrier velocity extrac-
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tion and a similar physical trend from the comparative study between our extracted saturation 
velocity and other methods in the literature. The high field transport properties were well inter-
preted by both saturation velocity and overshoot effects due to non−stationary transport in high-
ly scaled devices. MR characterization technique and our theoretical methodologies demon-
strated their advantages and potentialities for future ultimately scaled devices with specific sup-
ply voltage requirement. 
 In chapter 7, the LF noise properties of advanced FDSOI CMOS transistors were in-
vestigated in the whole range of operation (from linear to saturation regime). They show 1/f 
dependency and were well reproduced with the CNF with CMF model, which is based on the 
trapping and de-trapping motion of carriers. The extracted Nt indicates that the devices fabrica-
tion process, especially related with the interfacial quality between body and oxide layers, was 
well controlled regardless type of devices, channel length and Ge content, as comparing previ-
ous technologies. In addition, we noticed that extracted αsc’ is insensitive with reduction of 
channel length and comparable with typical value (~104 and 105 C/Vs for NMOS and PMOS, 
respectively). 
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Résumé en français 
Parmi les architectures candidates pour les générations sub-22nm figurent les transistors sur 
silicium sur isolant (SOI). A cette échelle, les composants doivent intégrer des films isolants 
enterrés (BOX) et des canaux de conduction (Body) ultra-minces. A ceci s’ajoute l’utilisation 
d’empilements de grille avancés (diélectriques à haute permittivité / métal de grille) et une 
ingénierie de la contrainte mécanique avec l’utilisation d’alliages SiGe pour le canal des 
transistors de type P. La mise au point d’une telle technologie demande qu’on soit capable 
d’extraire de façon non destructive et avec précision la qualité du transport électronique et des 
interfaces, ainsi que les valeurs des paramètres physiques (dimensions et dopages), qui sont 
obtenues effectivement en fin de fabrication. Des techniques d’extraction de paramètres ont été 
développées au cours du temps. δ’objectif de cette thèse  est de reconsidérer et de faire 
évoluer ces techniques pour les adapter aux épaisseurs extrêmement réduites des composants 
étudiés. Elle combine mesures approfondies et modélisation en support. Parmi les résultats 
originaux obtenus au cours de cette thèse, citons notamment l’adaptation de la méthode split 
CV complète qui permet désormais d’extraire les paramètres caractérisant l’ensemble de 
l’empilement SτI, depuis le substrat et son dopage jusqu’à la grille, ainsi qu’une analyse 
extrêmement détaillée du transport grâce à des mesures en régime de couplage grille arrière à 
température variable ou l’exploitation de la magnétorésistance de canal depuis le régime 
linéaire jusqu’en saturation. δe mémoire se termine par une analyse détaillée du bruit basse 
fréquence. 
 
English abstract 
Silicon on insulator (SOI) transistors are among the best candidates for sub-22nm technology 
nodes. At this scale, the devices integrate extremely thin buried oxide layers (BOX) and body. 
They also integrate advanced high-k dielectric / metal gate stacks and strain engineering is used 
to improve transport properties with, for instance, the use of SiGe alloys in the channel of p-
type MOS transistors. The optimization of such a technology requires precise and non-
destructive experimental techniques able to provide information about the quality of electron 
transport and interface quality, as well as about the real values of physical parameters (dimen-
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sions and doping level) at the end of the process. Techniques for parameter extraction from 
electrical characteristics have been developed over time. The aim of this thesis work is to re-
consider these methods and to further develop them to account for the extremely small dimen-
sions used for sub-22nm SOI generations. The work is based on extended characterization and 
modelling in support. Among the original results obtained during this thesis, special notice 
should be put on the adaptation of the complete split CV method which is now able to extract 
the characteristic parameters for the entire stack, from the substrate and its doping level to the 
gate stack, as well as an extremely detailed analysis of electron transport based on low tempera-
ture characterization in back-gate electrostatic coupling conditions or the exploitation of chan-
nel magnetoresistance from the linear regime of operation to saturation. Finally, a detailed anal-
ysis of low-frequency noise closes this study. 
